OpenCores
URL https://opencores.org/ocsvn/versatile_library/versatile_library/trunk

Subversion Repositories versatile_library

[/] - Rev 48

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
48 wb updated unneback 4721d 02h /
47 added help program for LFSR counters unneback 4816d 05h /
46 updated parity unneback 4817d 06h /
45 updated timing in io models unneback 4819d 00h /
44 added target independet IO functionns unneback 4822d 00h /
43 added logic for parity generation and check unneback 4826d 03h /
42 updated mux_andor unneback 4830d 03h /
41 typo in registers.v unneback 4830d 05h /
40 new build environment with custom.v added as a result file unneback 4830d 05h /
39 added simple port prio based wb arbiter unneback 4831d 02h /
38 updated andor mux unneback 4831d 02h /
37 corrected polynom with length 20 unneback 4836d 23h /
36 added generic andor_mux unneback 4838d 07h /
35 added vl_mux2_andor and vl_mux3_andor localparam unneback 4838d 18h /
34 added vl_mux2_andor and vl_mux3_andor unneback 4838d 18h /
33 updated wb3wb3_bridge unneback 4851d 20h /
32 added vl_pll for ALTERA (cycloneIII) unneback 4859d 06h /
31 sync FIFO updated unneback 4879d 02h /
30 updated counter for level1 and level2 function unneback 4879d 02h /
29 updated counter for level1 and level2 function unneback 4879d 02h /
28 added sync simplex FIFO unneback 4880d 03h /
27 added sync simplex FIFO unneback 4880d 03h /
26 typo in sync FIFO, added cnt_lfsr_ce_q cnt_lfsr_ce_clear_q unneback 4880d 05h /
25 added sync FIFO unneback 4880d 18h /
24 added vl_dff_ce_set unneback 4882d 02h /
23 fixed port map error in async fifo 1r1w unneback 4882d 17h /
22 added binary counters unneback 4882d 22h /
21 reg -> wire in and or mux in logic unneback 4883d 18h /
20 naming convention vl_ unneback 4885d 05h /
19 naming convention vl_ unneback 4885d 05h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.