OpenCores
URL https://opencores.org/ocsvn/versatile_library/versatile_library/trunk

Subversion Repositories versatile_library

[/] - Rev 50

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
50 added WB_B4RAM with byte enable unneback 4048d 06h /
49 added WB_B4RAM with byte enable unneback 4048d 06h /
48 wb updated unneback 4055d 00h /
47 added help program for LFSR counters unneback 4150d 03h /
46 updated parity unneback 4151d 05h /
45 updated timing in io models unneback 4152d 23h /
44 added target independet IO functionns unneback 4155d 23h /
43 added logic for parity generation and check unneback 4160d 02h /
42 updated mux_andor unneback 4164d 02h /
41 typo in registers.v unneback 4164d 03h /
40 new build environment with custom.v added as a result file unneback 4164d 03h /
39 added simple port prio based wb arbiter unneback 4165d 00h /
38 updated andor mux unneback 4165d 00h /
37 corrected polynom with length 20 unneback 4170d 21h /
36 added generic andor_mux unneback 4172d 05h /
35 added vl_mux2_andor and vl_mux3_andor localparam unneback 4172d 16h /
34 added vl_mux2_andor and vl_mux3_andor unneback 4172d 17h /
33 updated wb3wb3_bridge unneback 4185d 19h /
32 added vl_pll for ALTERA (cycloneIII) unneback 4193d 04h /
31 sync FIFO updated unneback 4213d 00h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2022 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.