OpenCores
URL https://opencores.org/ocsvn/versatile_library/versatile_library/trunk

Subversion Repositories versatile_library

[/] - Rev 60

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
60 added wb b3 byte enable memory, added test in makefile through icarus, typo in latch fixed unneback 4675d 15h /
59 added WB RAM B3 with byte enable unneback 4676d 15h /
58 corrected EXT unit, rewrite of FF1, FL1 unneback 4692d 22h /
57 corrected EXT unit, rewrite of FF1, FL1 unneback 4692d 22h /
56 WB B4 RAM we fix unneback 4705d 15h /
55 added WB_B4RAM with byte enable unneback 4707d 21h /
54 added WB_B4RAM with byte enable unneback 4707d 21h /
53 added WB_B4RAM with byte enable unneback 4707d 21h /
52 added WB_B4RAM with byte enable unneback 4707d 21h /
51 added WB_B4RAM with byte enable unneback 4707d 22h /
50 added WB_B4RAM with byte enable unneback 4707d 22h /
49 added WB_B4RAM with byte enable unneback 4707d 22h /
48 wb updated unneback 4714d 16h /
47 added help program for LFSR counters unneback 4809d 19h /
46 updated parity unneback 4810d 20h /
45 updated timing in io models unneback 4812d 15h /
44 added target independet IO functionns unneback 4815d 14h /
43 added logic for parity generation and check unneback 4819d 18h /
42 updated mux_andor unneback 4823d 18h /
41 typo in registers.v unneback 4823d 19h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.