OpenCores
URL https://opencores.org/ocsvn/versatile_library/versatile_library/trunk

Subversion Repositories versatile_library

[/] [versatile_library/] - Rev 41

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
41 typo in registers.v unneback 3962d 03h /versatile_library/
40 new build environment with custom.v added as a result file unneback 3962d 03h /versatile_library/
39 added simple port prio based wb arbiter unneback 3963d 00h /versatile_library/
38 updated andor mux unneback 3963d 00h /versatile_library/
37 corrected polynom with length 20 unneback 3968d 21h /versatile_library/
36 added generic andor_mux unneback 3970d 05h /versatile_library/
35 added vl_mux2_andor and vl_mux3_andor localparam unneback 3970d 16h /versatile_library/
34 added vl_mux2_andor and vl_mux3_andor unneback 3970d 16h /versatile_library/
33 updated wb3wb3_bridge unneback 3983d 18h /versatile_library/
32 added vl_pll for ALTERA (cycloneIII) unneback 3991d 04h /versatile_library/
31 sync FIFO updated unneback 4011d 00h /versatile_library/
30 updated counter for level1 and level2 function unneback 4011d 00h /versatile_library/
29 updated counter for level1 and level2 function unneback 4011d 00h /versatile_library/
28 added sync simplex FIFO unneback 4012d 01h /versatile_library/
27 added sync simplex FIFO unneback 4012d 01h /versatile_library/
26 typo in sync FIFO, added cnt_lfsr_ce_q cnt_lfsr_ce_clear_q unneback 4012d 03h /versatile_library/
25 added sync FIFO unneback 4012d 16h /versatile_library/
24 added vl_dff_ce_set unneback 4014d 00h /versatile_library/
23 fixed port map error in async fifo 1r1w unneback 4014d 15h /versatile_library/
22 added binary counters unneback 4014d 20h /versatile_library/
21 reg -> wire in and or mux in logic unneback 4015d 16h /versatile_library/
20 naming convention vl_ unneback 4017d 03h /versatile_library/
19 naming convention vl_ unneback 4017d 03h /versatile_library/
18 naming convention vl_ unneback 4017d 03h /versatile_library/
17 unneback 4080d 16h /versatile_library/
16 converting utility for ROM unneback 4081d 04h /versatile_library/
15 added delay line unneback 4087d 00h /versatile_library/
14 reg -> wire for various signals unneback 4087d 05h /versatile_library/
13 cosmetic update unneback 4087d 07h /versatile_library/
12 added wishbone comliant modules unneback 4088d 03h /versatile_library/

powered by: WebSVN 2.1.0

© copyright 1999-2021 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.