OpenCores
URL https://opencores.org/ocsvn/versatile_library/versatile_library/trunk

Subversion Repositories versatile_library

[/] [versatile_library/] - Rev 45

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
45 updated timing in io models unneback 5041d 06h /versatile_library/
44 added target independet IO functionns unneback 5044d 06h /versatile_library/
43 added logic for parity generation and check unneback 5048d 09h /versatile_library/
42 updated mux_andor unneback 5052d 09h /versatile_library/
41 typo in registers.v unneback 5052d 11h /versatile_library/
40 new build environment with custom.v added as a result file unneback 5052d 11h /versatile_library/
39 added simple port prio based wb arbiter unneback 5053d 08h /versatile_library/
38 updated andor mux unneback 5053d 08h /versatile_library/
37 corrected polynom with length 20 unneback 5059d 04h /versatile_library/
36 added generic andor_mux unneback 5060d 13h /versatile_library/
35 added vl_mux2_andor and vl_mux3_andor localparam unneback 5061d 00h /versatile_library/
34 added vl_mux2_andor and vl_mux3_andor unneback 5061d 00h /versatile_library/
33 updated wb3wb3_bridge unneback 5074d 02h /versatile_library/
32 added vl_pll for ALTERA (cycloneIII) unneback 5081d 12h /versatile_library/
31 sync FIFO updated unneback 5101d 08h /versatile_library/
30 updated counter for level1 and level2 function unneback 5101d 08h /versatile_library/
29 updated counter for level1 and level2 function unneback 5101d 08h /versatile_library/
28 added sync simplex FIFO unneback 5102d 09h /versatile_library/
27 added sync simplex FIFO unneback 5102d 09h /versatile_library/
26 typo in sync FIFO, added cnt_lfsr_ce_q cnt_lfsr_ce_clear_q unneback 5102d 10h /versatile_library/
25 added sync FIFO unneback 5103d 00h /versatile_library/
24 added vl_dff_ce_set unneback 5104d 08h /versatile_library/
23 fixed port map error in async fifo 1r1w unneback 5104d 22h /versatile_library/
22 added binary counters unneback 5105d 04h /versatile_library/
21 reg -> wire in and or mux in logic unneback 5106d 00h /versatile_library/
20 naming convention vl_ unneback 5107d 11h /versatile_library/
19 naming convention vl_ unneback 5107d 11h /versatile_library/
18 naming convention vl_ unneback 5107d 11h /versatile_library/
17 unneback 5171d 00h /versatile_library/
16 converting utility for ROM unneback 5171d 11h /versatile_library/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.