OpenCores
URL https://opencores.org/ocsvn/versatile_library/versatile_library/trunk

Subversion Repositories versatile_library

[/] [versatile_library/] [trunk/] - Rev 43

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
43 added logic for parity generation and check unneback 4819d 20h /versatile_library/trunk/
42 updated mux_andor unneback 4823d 20h /versatile_library/trunk/
41 typo in registers.v unneback 4823d 22h /versatile_library/trunk/
40 new build environment with custom.v added as a result file unneback 4823d 22h /versatile_library/trunk/
39 added simple port prio based wb arbiter unneback 4824d 19h /versatile_library/trunk/
38 updated andor mux unneback 4824d 19h /versatile_library/trunk/
37 corrected polynom with length 20 unneback 4830d 15h /versatile_library/trunk/
36 added generic andor_mux unneback 4832d 00h /versatile_library/trunk/
35 added vl_mux2_andor and vl_mux3_andor localparam unneback 4832d 11h /versatile_library/trunk/
34 added vl_mux2_andor and vl_mux3_andor unneback 4832d 11h /versatile_library/trunk/
33 updated wb3wb3_bridge unneback 4845d 13h /versatile_library/trunk/
32 added vl_pll for ALTERA (cycloneIII) unneback 4852d 23h /versatile_library/trunk/
31 sync FIFO updated unneback 4872d 18h /versatile_library/trunk/
30 updated counter for level1 and level2 function unneback 4872d 19h /versatile_library/trunk/
29 updated counter for level1 and level2 function unneback 4872d 19h /versatile_library/trunk/
28 added sync simplex FIFO unneback 4873d 20h /versatile_library/trunk/
27 added sync simplex FIFO unneback 4873d 20h /versatile_library/trunk/
26 typo in sync FIFO, added cnt_lfsr_ce_q cnt_lfsr_ce_clear_q unneback 4873d 21h /versatile_library/trunk/
25 added sync FIFO unneback 4874d 11h /versatile_library/trunk/
24 added vl_dff_ce_set unneback 4875d 19h /versatile_library/trunk/
23 fixed port map error in async fifo 1r1w unneback 4876d 09h /versatile_library/trunk/
22 added binary counters unneback 4876d 14h /versatile_library/trunk/
21 reg -> wire in and or mux in logic unneback 4877d 11h /versatile_library/trunk/
20 naming convention vl_ unneback 4878d 21h /versatile_library/trunk/
19 naming convention vl_ unneback 4878d 21h /versatile_library/trunk/
18 naming convention vl_ unneback 4878d 22h /versatile_library/trunk/
17 unneback 4942d 11h /versatile_library/trunk/
16 converting utility for ROM unneback 4942d 22h /versatile_library/trunk/
15 added delay line unneback 4948d 19h /versatile_library/trunk/
14 reg -> wire for various signals unneback 4949d 00h /versatile_library/trunk/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.