OpenCores
URL https://opencores.org/ocsvn/versatile_library/versatile_library/trunk

Subversion Repositories versatile_library

[/] [versatile_library/] [trunk/] [rtl/] - Rev 35

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
35 added vl_mux2_andor and vl_mux3_andor localparam unneback 4810d 17h /versatile_library/trunk/rtl
34 added vl_mux2_andor and vl_mux3_andor unneback 4810d 17h /versatile_library/trunk/rtl
33 updated wb3wb3_bridge unneback 4823d 19h /versatile_library/trunk/rtl
32 added vl_pll for ALTERA (cycloneIII) unneback 4831d 05h /versatile_library/trunk/rtl
31 sync FIFO updated unneback 4851d 01h /versatile_library/trunk/rtl
30 updated counter for level1 and level2 function unneback 4851d 01h /versatile_library/trunk/rtl
29 updated counter for level1 and level2 function unneback 4851d 01h /versatile_library/trunk/rtl
28 added sync simplex FIFO unneback 4852d 02h /versatile_library/trunk/rtl
27 added sync simplex FIFO unneback 4852d 02h /versatile_library/trunk/rtl
26 typo in sync FIFO, added cnt_lfsr_ce_q cnt_lfsr_ce_clear_q unneback 4852d 04h /versatile_library/trunk/rtl
25 added sync FIFO unneback 4852d 17h /versatile_library/trunk/rtl
24 added vl_dff_ce_set unneback 4854d 01h /versatile_library/trunk/rtl
23 fixed port map error in async fifo 1r1w unneback 4854d 16h /versatile_library/trunk/rtl
22 added binary counters unneback 4854d 21h /versatile_library/trunk/rtl
21 reg -> wire in and or mux in logic unneback 4855d 17h /versatile_library/trunk/rtl
18 naming convention vl_ unneback 4857d 04h /versatile_library/trunk/rtl
17 unneback 4920d 17h /versatile_library/trunk/rtl
15 added delay line unneback 4927d 01h /versatile_library/trunk/rtl
14 reg -> wire for various signals unneback 4927d 06h /versatile_library/trunk/rtl
13 cosmetic update unneback 4927d 08h /versatile_library/trunk/rtl

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.