OpenCores
URL https://opencores.org/ocsvn/versatile_library/versatile_library/trunk

Subversion Repositories versatile_library

[/] [versatile_library/] [trunk/] [rtl/] [verilog/] - Rev 27

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
27 added sync simplex FIFO unneback 4053d 21h /versatile_library/trunk/rtl/verilog/
26 typo in sync FIFO, added cnt_lfsr_ce_q cnt_lfsr_ce_clear_q unneback 4053d 22h /versatile_library/trunk/rtl/verilog/
25 added sync FIFO unneback 4054d 12h /versatile_library/trunk/rtl/verilog/
24 added vl_dff_ce_set unneback 4055d 19h /versatile_library/trunk/rtl/verilog/
23 fixed port map error in async fifo 1r1w unneback 4056d 10h /versatile_library/trunk/rtl/verilog/
22 added binary counters unneback 4056d 15h /versatile_library/trunk/rtl/verilog/
21 reg -> wire in and or mux in logic unneback 4057d 11h /versatile_library/trunk/rtl/verilog/
18 naming convention vl_ unneback 4058d 22h /versatile_library/trunk/rtl/verilog/
17 unneback 4122d 12h /versatile_library/trunk/rtl/verilog/
15 added delay line unneback 4128d 20h /versatile_library/trunk/rtl/verilog/
14 reg -> wire for various signals unneback 4129d 01h /versatile_library/trunk/rtl/verilog/
13 cosmetic update unneback 4129d 02h /versatile_library/trunk/rtl/verilog/
12 added wishbone comliant modules unneback 4129d 22h /versatile_library/trunk/rtl/verilog/
11 async fifo simplex unneback 4130d 13h /versatile_library/trunk/rtl/verilog/
10 added dff_ce_clear unneback 4132d 12h /versatile_library/trunk/rtl/verilog/
8 added dff_ce_clear unneback 4132d 12h /versatile_library/trunk/rtl/verilog/
7 mem update unneback 4132d 13h /versatile_library/trunk/rtl/verilog/
6 added library files unneback 4145d 13h /versatile_library/trunk/rtl/verilog/
5 memories added unneback 4145d 14h /versatile_library/trunk/rtl/verilog/
4 added counters unneback 4149d 17h /versatile_library/trunk/rtl/verilog/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2022 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.