OpenCores
URL https://opencores.org/ocsvn/versatile_library/versatile_library/trunk

Subversion Repositories versatile_library

[/] [versatile_library/] [trunk/] [rtl/] [verilog/] - Rev 36

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
36 added generic andor_mux unneback 3644d 05h /versatile_library/trunk/rtl/verilog/
35 added vl_mux2_andor and vl_mux3_andor localparam unneback 3644d 16h /versatile_library/trunk/rtl/verilog/
34 added vl_mux2_andor and vl_mux3_andor unneback 3644d 16h /versatile_library/trunk/rtl/verilog/
33 updated wb3wb3_bridge unneback 3657d 18h /versatile_library/trunk/rtl/verilog/
32 added vl_pll for ALTERA (cycloneIII) unneback 3665d 04h /versatile_library/trunk/rtl/verilog/
31 sync FIFO updated unneback 3685d 00h /versatile_library/trunk/rtl/verilog/
30 updated counter for level1 and level2 function unneback 3685d 00h /versatile_library/trunk/rtl/verilog/
29 updated counter for level1 and level2 function unneback 3685d 00h /versatile_library/trunk/rtl/verilog/
28 added sync simplex FIFO unneback 3686d 01h /versatile_library/trunk/rtl/verilog/
27 added sync simplex FIFO unneback 3686d 01h /versatile_library/trunk/rtl/verilog/
26 typo in sync FIFO, added cnt_lfsr_ce_q cnt_lfsr_ce_clear_q unneback 3686d 03h /versatile_library/trunk/rtl/verilog/
25 added sync FIFO unneback 3686d 16h /versatile_library/trunk/rtl/verilog/
24 added vl_dff_ce_set unneback 3688d 00h /versatile_library/trunk/rtl/verilog/
23 fixed port map error in async fifo 1r1w unneback 3688d 15h /versatile_library/trunk/rtl/verilog/
22 added binary counters unneback 3688d 20h /versatile_library/trunk/rtl/verilog/
21 reg -> wire in and or mux in logic unneback 3689d 16h /versatile_library/trunk/rtl/verilog/
18 naming convention vl_ unneback 3691d 03h /versatile_library/trunk/rtl/verilog/
17 unneback 3754d 16h /versatile_library/trunk/rtl/verilog/
15 added delay line unneback 3761d 00h /versatile_library/trunk/rtl/verilog/
14 reg -> wire for various signals unneback 3761d 05h /versatile_library/trunk/rtl/verilog/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2021 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.