OpenCores
URL https://opencores.org/ocsvn/versatile_library/versatile_library/trunk

Subversion Repositories versatile_library

[/] [versatile_library/] [trunk/] [rtl/] [verilog/] - Rev 37

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
37 corrected polynom with length 20 unneback 5282d 01h /versatile_library/trunk/rtl/verilog/
36 added generic andor_mux unneback 5283d 10h /versatile_library/trunk/rtl/verilog/
35 added vl_mux2_andor and vl_mux3_andor localparam unneback 5283d 21h /versatile_library/trunk/rtl/verilog/
34 added vl_mux2_andor and vl_mux3_andor unneback 5283d 21h /versatile_library/trunk/rtl/verilog/
33 updated wb3wb3_bridge unneback 5296d 23h /versatile_library/trunk/rtl/verilog/
32 added vl_pll for ALTERA (cycloneIII) unneback 5304d 09h /versatile_library/trunk/rtl/verilog/
31 sync FIFO updated unneback 5324d 04h /versatile_library/trunk/rtl/verilog/
30 updated counter for level1 and level2 function unneback 5324d 05h /versatile_library/trunk/rtl/verilog/
29 updated counter for level1 and level2 function unneback 5324d 05h /versatile_library/trunk/rtl/verilog/
28 added sync simplex FIFO unneback 5325d 06h /versatile_library/trunk/rtl/verilog/
27 added sync simplex FIFO unneback 5325d 06h /versatile_library/trunk/rtl/verilog/
26 typo in sync FIFO, added cnt_lfsr_ce_q cnt_lfsr_ce_clear_q unneback 5325d 07h /versatile_library/trunk/rtl/verilog/
25 added sync FIFO unneback 5325d 21h /versatile_library/trunk/rtl/verilog/
24 added vl_dff_ce_set unneback 5327d 04h /versatile_library/trunk/rtl/verilog/
23 fixed port map error in async fifo 1r1w unneback 5327d 19h /versatile_library/trunk/rtl/verilog/
22 added binary counters unneback 5328d 00h /versatile_library/trunk/rtl/verilog/
21 reg -> wire in and or mux in logic unneback 5328d 20h /versatile_library/trunk/rtl/verilog/
18 naming convention vl_ unneback 5330d 08h /versatile_library/trunk/rtl/verilog/
17 unneback 5393d 21h /versatile_library/trunk/rtl/verilog/
15 added delay line unneback 5400d 05h /versatile_library/trunk/rtl/verilog/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.