OpenCores
URL https://opencores.org/ocsvn/versatile_library/versatile_library/trunk

Subversion Repositories versatile_library

[/] [versatile_library/] [trunk/] [rtl/] [verilog/] - Rev 44

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
44 added target independet IO functionns unneback 4817d 01h /versatile_library/trunk/rtl/verilog/
43 added logic for parity generation and check unneback 4821d 04h /versatile_library/trunk/rtl/verilog/
42 updated mux_andor unneback 4825d 04h /versatile_library/trunk/rtl/verilog/
41 typo in registers.v unneback 4825d 06h /versatile_library/trunk/rtl/verilog/
40 new build environment with custom.v added as a result file unneback 4825d 06h /versatile_library/trunk/rtl/verilog/
39 added simple port prio based wb arbiter unneback 4826d 03h /versatile_library/trunk/rtl/verilog/
38 updated andor mux unneback 4826d 03h /versatile_library/trunk/rtl/verilog/
37 corrected polynom with length 20 unneback 4832d 00h /versatile_library/trunk/rtl/verilog/
36 added generic andor_mux unneback 4833d 08h /versatile_library/trunk/rtl/verilog/
35 added vl_mux2_andor and vl_mux3_andor localparam unneback 4833d 19h /versatile_library/trunk/rtl/verilog/
34 added vl_mux2_andor and vl_mux3_andor unneback 4833d 19h /versatile_library/trunk/rtl/verilog/
33 updated wb3wb3_bridge unneback 4846d 21h /versatile_library/trunk/rtl/verilog/
32 added vl_pll for ALTERA (cycloneIII) unneback 4854d 07h /versatile_library/trunk/rtl/verilog/
31 sync FIFO updated unneback 4874d 03h /versatile_library/trunk/rtl/verilog/
30 updated counter for level1 and level2 function unneback 4874d 03h /versatile_library/trunk/rtl/verilog/
29 updated counter for level1 and level2 function unneback 4874d 03h /versatile_library/trunk/rtl/verilog/
28 added sync simplex FIFO unneback 4875d 04h /versatile_library/trunk/rtl/verilog/
27 added sync simplex FIFO unneback 4875d 04h /versatile_library/trunk/rtl/verilog/
26 typo in sync FIFO, added cnt_lfsr_ce_q cnt_lfsr_ce_clear_q unneback 4875d 06h /versatile_library/trunk/rtl/verilog/
25 added sync FIFO unneback 4875d 19h /versatile_library/trunk/rtl/verilog/
24 added vl_dff_ce_set unneback 4877d 03h /versatile_library/trunk/rtl/verilog/
23 fixed port map error in async fifo 1r1w unneback 4877d 18h /versatile_library/trunk/rtl/verilog/
22 added binary counters unneback 4877d 23h /versatile_library/trunk/rtl/verilog/
21 reg -> wire in and or mux in logic unneback 4878d 19h /versatile_library/trunk/rtl/verilog/
18 naming convention vl_ unneback 4880d 06h /versatile_library/trunk/rtl/verilog/
17 unneback 4943d 19h /versatile_library/trunk/rtl/verilog/
15 added delay line unneback 4950d 03h /versatile_library/trunk/rtl/verilog/
14 reg -> wire for various signals unneback 4950d 08h /versatile_library/trunk/rtl/verilog/
13 cosmetic update unneback 4950d 10h /versatile_library/trunk/rtl/verilog/
12 added wishbone comliant modules unneback 4951d 06h /versatile_library/trunk/rtl/verilog/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.