OpenCores
URL https://opencores.org/ocsvn/versatile_library/versatile_library/trunk

Subversion Repositories versatile_library

[/] [versatile_library/] [trunk/] [rtl/] [verilog/] - Rev 51

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
30 updated counter for level1 and level2 function unneback 4878d 23h /versatile_library/trunk/rtl/verilog/
29 updated counter for level1 and level2 function unneback 4878d 23h /versatile_library/trunk/rtl/verilog/
28 added sync simplex FIFO unneback 4880d 00h /versatile_library/trunk/rtl/verilog/
27 added sync simplex FIFO unneback 4880d 00h /versatile_library/trunk/rtl/verilog/
26 typo in sync FIFO, added cnt_lfsr_ce_q cnt_lfsr_ce_clear_q unneback 4880d 02h /versatile_library/trunk/rtl/verilog/
25 added sync FIFO unneback 4880d 15h /versatile_library/trunk/rtl/verilog/
24 added vl_dff_ce_set unneback 4881d 23h /versatile_library/trunk/rtl/verilog/
23 fixed port map error in async fifo 1r1w unneback 4882d 13h /versatile_library/trunk/rtl/verilog/
22 added binary counters unneback 4882d 19h /versatile_library/trunk/rtl/verilog/
21 reg -> wire in and or mux in logic unneback 4883d 15h /versatile_library/trunk/rtl/verilog/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.