OpenCores
URL https://opencores.org/ocsvn/versatile_library/versatile_library/trunk

Subversion Repositories versatile_library

[/] [versatile_library/] [trunk/] [rtl/] [verilog/] [Makefile] - Rev 60

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
60 added wb b3 byte enable memory, added test in makefile through icarus, typo in latch fixed unneback 3812d 16h /versatile_library/trunk/rtl/verilog/Makefile
44 added target independet IO functionns unneback 3952d 16h /versatile_library/trunk/rtl/verilog/Makefile
40 new build environment with custom.v added as a result file unneback 3960d 21h /versatile_library/trunk/rtl/verilog/Makefile
33 updated wb3wb3_bridge unneback 3982d 12h /versatile_library/trunk/rtl/verilog/Makefile
29 updated counter for level1 and level2 function unneback 4009d 18h /versatile_library/trunk/rtl/verilog/Makefile
26 typo in sync FIFO, added cnt_lfsr_ce_q cnt_lfsr_ce_clear_q unneback 4010d 20h /versatile_library/trunk/rtl/verilog/Makefile
25 added sync FIFO unneback 4011d 10h /versatile_library/trunk/rtl/verilog/Makefile
22 added binary counters unneback 4013d 13h /versatile_library/trunk/rtl/verilog/Makefile
18 naming convention vl_ unneback 4015d 20h /versatile_library/trunk/rtl/verilog/Makefile
12 added wishbone comliant modules unneback 4086d 20h /versatile_library/trunk/rtl/verilog/Makefile
5 memories added unneback 4102d 12h /versatile_library/trunk/rtl/verilog/Makefile
4 added counters unneback 4106d 15h /versatile_library/trunk/rtl/verilog/Makefile
3 various updates
counter added
unneback 4109d 11h /versatile_library/trunk/rtl/verilog/Makefile

powered by: WebSVN 2.1.0

© copyright 1999-2021 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.