OpenCores
URL https://opencores.org/ocsvn/versatile_library/versatile_library/trunk

Subversion Repositories versatile_library

[/] [versatile_library/] [trunk/] [rtl/] [verilog/] [Makefile] - Rev 72

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
60 added wb b3 byte enable memory, added test in makefile through icarus, typo in latch fixed unneback 4654d 01h /versatile_library/trunk/rtl/verilog/Makefile
44 added target independet IO functionns unneback 4794d 01h /versatile_library/trunk/rtl/verilog/Makefile
40 new build environment with custom.v added as a result file unneback 4802d 06h /versatile_library/trunk/rtl/verilog/Makefile
33 updated wb3wb3_bridge unneback 4823d 21h /versatile_library/trunk/rtl/verilog/Makefile
29 updated counter for level1 and level2 function unneback 4851d 03h /versatile_library/trunk/rtl/verilog/Makefile
26 typo in sync FIFO, added cnt_lfsr_ce_q cnt_lfsr_ce_clear_q unneback 4852d 05h /versatile_library/trunk/rtl/verilog/Makefile
25 added sync FIFO unneback 4852d 19h /versatile_library/trunk/rtl/verilog/Makefile
22 added binary counters unneback 4854d 22h /versatile_library/trunk/rtl/verilog/Makefile
18 naming convention vl_ unneback 4857d 06h /versatile_library/trunk/rtl/verilog/Makefile
12 added wishbone comliant modules unneback 4928d 05h /versatile_library/trunk/rtl/verilog/Makefile
5 memories added unneback 4943d 21h /versatile_library/trunk/rtl/verilog/Makefile
4 added counters unneback 4948d 01h /versatile_library/trunk/rtl/verilog/Makefile
3 various updates
counter added
unneback 4950d 20h /versatile_library/trunk/rtl/verilog/Makefile

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.