OpenCores
URL https://opencores.org/ocsvn/versatile_library/versatile_library/trunk

Subversion Repositories versatile_library

[/] [versatile_library/] [trunk/] [rtl/] [verilog/] [defines.v] - Rev 49

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
49 added WB_B4RAM with byte enable unneback 4049d 00h /versatile_library/trunk/rtl/verilog/defines.v
48 wb updated unneback 4055d 18h /versatile_library/trunk/rtl/verilog/defines.v
44 added target independet IO functionns unneback 4156d 17h /versatile_library/trunk/rtl/verilog/defines.v
43 added logic for parity generation and check unneback 4160d 20h /versatile_library/trunk/rtl/verilog/defines.v
42 updated mux_andor unneback 4164d 20h /versatile_library/trunk/rtl/verilog/defines.v
40 new build environment with custom.v added as a result file unneback 4164d 22h /versatile_library/trunk/rtl/verilog/defines.v

powered by: WebSVN 2.1.0

© copyright 1999-2022 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.