OpenCores
URL https://opencores.org/ocsvn/versatile_library/versatile_library/trunk

Subversion Repositories versatile_library

[/] [versatile_library/] [trunk/] [rtl/] [verilog/] [defines.v] - Rev 60

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
60 added wb b3 byte enable memory, added test in makefile through icarus, typo in latch fixed unneback 3859d 14h /versatile_library/trunk/rtl/verilog/defines.v
59 added WB RAM B3 with byte enable unneback 3860d 14h /versatile_library/trunk/rtl/verilog/defines.v
49 added WB_B4RAM with byte enable unneback 3891d 21h /versatile_library/trunk/rtl/verilog/defines.v
48 wb updated unneback 3898d 15h /versatile_library/trunk/rtl/verilog/defines.v
44 added target independet IO functionns unneback 3999d 13h /versatile_library/trunk/rtl/verilog/defines.v
43 added logic for parity generation and check unneback 4003d 17h /versatile_library/trunk/rtl/verilog/defines.v
42 updated mux_andor unneback 4007d 16h /versatile_library/trunk/rtl/verilog/defines.v
40 new build environment with custom.v added as a result file unneback 4007d 18h /versatile_library/trunk/rtl/verilog/defines.v

powered by: WebSVN 2.1.0

© copyright 1999-2022 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.