OpenCores
URL https://opencores.org/ocsvn/versatile_library/versatile_library/trunk

Subversion Repositories versatile_library

[/] [versatile_library/] [trunk/] [rtl/] [verilog/] [logic.v] - Rev 46

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
46 updated parity unneback 4117d 06h /versatile_library/trunk/rtl/verilog/logic.v
44 added target independet IO functionns unneback 4122d 00h /versatile_library/trunk/rtl/verilog/logic.v
43 added logic for parity generation and check unneback 4126d 03h /versatile_library/trunk/rtl/verilog/logic.v
42 updated mux_andor unneback 4130d 03h /versatile_library/trunk/rtl/verilog/logic.v
40 new build environment with custom.v added as a result file unneback 4130d 04h /versatile_library/trunk/rtl/verilog/logic.v
38 updated andor mux unneback 4131d 01h /versatile_library/trunk/rtl/verilog/logic.v
36 added generic andor_mux unneback 4138d 06h /versatile_library/trunk/rtl/verilog/logic.v
35 added vl_mux2_andor and vl_mux3_andor localparam unneback 4138d 17h /versatile_library/trunk/rtl/verilog/logic.v
34 added vl_mux2_andor and vl_mux3_andor unneback 4138d 18h /versatile_library/trunk/rtl/verilog/logic.v
32 added vl_pll for ALTERA (cycloneIII) unneback 4159d 05h /versatile_library/trunk/rtl/verilog/logic.v

powered by: WebSVN 2.1.0

© copyright 1999-2022 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.