OpenCores
URL https://opencores.org/ocsvn/versatile_library/versatile_library/trunk

Subversion Repositories versatile_library

[/] [versatile_library/] [trunk/] [rtl/] [verilog/] [memories.v] - Rev 62

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
60 added wb b3 byte enable memory, added test in makefile through icarus, typo in latch fixed unneback 3976d 15h /versatile_library/trunk/rtl/verilog/memories.v
48 wb updated unneback 4015d 16h /versatile_library/trunk/rtl/verilog/memories.v
40 new build environment with custom.v added as a result file unneback 4124d 19h /versatile_library/trunk/rtl/verilog/memories.v
31 sync FIFO updated unneback 4173d 16h /versatile_library/trunk/rtl/verilog/memories.v
28 added sync simplex FIFO unneback 4174d 17h /versatile_library/trunk/rtl/verilog/memories.v
27 added sync simplex FIFO unneback 4174d 17h /versatile_library/trunk/rtl/verilog/memories.v
26 typo in sync FIFO, added cnt_lfsr_ce_q cnt_lfsr_ce_clear_q unneback 4174d 19h /versatile_library/trunk/rtl/verilog/memories.v
25 added sync FIFO unneback 4175d 08h /versatile_library/trunk/rtl/verilog/memories.v
23 fixed port map error in async fifo 1r1w unneback 4177d 07h /versatile_library/trunk/rtl/verilog/memories.v
21 reg -> wire in and or mux in logic unneback 4178d 08h /versatile_library/trunk/rtl/verilog/memories.v
18 naming convention vl_ unneback 4179d 19h /versatile_library/trunk/rtl/verilog/memories.v
14 reg -> wire for various signals unneback 4249d 21h /versatile_library/trunk/rtl/verilog/memories.v
11 async fifo simplex unneback 4251d 10h /versatile_library/trunk/rtl/verilog/memories.v
7 mem update unneback 4253d 09h /versatile_library/trunk/rtl/verilog/memories.v
5 memories added unneback 4266d 10h /versatile_library/trunk/rtl/verilog/memories.v

powered by: WebSVN 2.1.0

© copyright 1999-2022 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.