OpenCores
URL https://opencores.org/ocsvn/versatile_library/versatile_library/trunk

Subversion Repositories versatile_library

[/] [versatile_library/] [trunk/] [rtl/] [verilog/] [memories.v] - Rev 71

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
68 ram_be updated to optional mem_size unneback 4613d 02h /versatile_library/trunk/rtl/verilog/memories.v
65 RAM_BE system verilog version unneback 4652d 02h /versatile_library/trunk/rtl/verilog/memories.v
60 added wb b3 byte enable memory, added test in makefile through icarus, typo in latch fixed unneback 4653d 22h /versatile_library/trunk/rtl/verilog/memories.v
48 wb updated unneback 4692d 22h /versatile_library/trunk/rtl/verilog/memories.v
40 new build environment with custom.v added as a result file unneback 4802d 02h /versatile_library/trunk/rtl/verilog/memories.v
31 sync FIFO updated unneback 4850d 22h /versatile_library/trunk/rtl/verilog/memories.v
28 added sync simplex FIFO unneback 4852d 00h /versatile_library/trunk/rtl/verilog/memories.v
27 added sync simplex FIFO unneback 4852d 00h /versatile_library/trunk/rtl/verilog/memories.v
26 typo in sync FIFO, added cnt_lfsr_ce_q cnt_lfsr_ce_clear_q unneback 4852d 01h /versatile_library/trunk/rtl/verilog/memories.v
25 added sync FIFO unneback 4852d 15h /versatile_library/trunk/rtl/verilog/memories.v
23 fixed port map error in async fifo 1r1w unneback 4854d 13h /versatile_library/trunk/rtl/verilog/memories.v
21 reg -> wire in and or mux in logic unneback 4855d 15h /versatile_library/trunk/rtl/verilog/memories.v
18 naming convention vl_ unneback 4857d 02h /versatile_library/trunk/rtl/verilog/memories.v
14 reg -> wire for various signals unneback 4927d 04h /versatile_library/trunk/rtl/verilog/memories.v
11 async fifo simplex unneback 4928d 16h /versatile_library/trunk/rtl/verilog/memories.v
7 mem update unneback 4930d 16h /versatile_library/trunk/rtl/verilog/memories.v
5 memories added unneback 4943d 17h /versatile_library/trunk/rtl/verilog/memories.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.