OpenCores
URL https://opencores.org/ocsvn/versatile_library/versatile_library/trunk

Subversion Repositories versatile_library

[/] [versatile_library/] [trunk/] [rtl/] [verilog/] [registers.v] - Rev 60

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
60 added wb b3 byte enable memory, added test in makefile through icarus, typo in latch fixed unneback 3859d 13h /versatile_library/trunk/rtl/verilog/registers.v
48 wb updated unneback 3898d 14h /versatile_library/trunk/rtl/verilog/registers.v
41 typo in registers.v unneback 4007d 17h /versatile_library/trunk/rtl/verilog/registers.v
40 new build environment with custom.v added as a result file unneback 4007d 17h /versatile_library/trunk/rtl/verilog/registers.v
29 updated counter for level1 and level2 function unneback 4056d 14h /versatile_library/trunk/rtl/verilog/registers.v
24 added vl_dff_ce_set unneback 4059d 14h /versatile_library/trunk/rtl/verilog/registers.v
18 naming convention vl_ unneback 4062d 17h /versatile_library/trunk/rtl/verilog/registers.v
17 unneback 4126d 06h /versatile_library/trunk/rtl/verilog/registers.v
15 added delay line unneback 4132d 14h /versatile_library/trunk/rtl/verilog/registers.v
10 added dff_ce_clear unneback 4136d 06h /versatile_library/trunk/rtl/verilog/registers.v
8 added dff_ce_clear unneback 4136d 07h /versatile_library/trunk/rtl/verilog/registers.v
5 memories added unneback 4149d 08h /versatile_library/trunk/rtl/verilog/registers.v
3 various updates
counter added
unneback 4156d 07h /versatile_library/trunk/rtl/verilog/registers.v

powered by: WebSVN 2.1.0

© copyright 1999-2022 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.