OpenCores
URL https://opencores.org/ocsvn/versatile_library/versatile_library/trunk

Subversion Repositories versatile_library

[/] [versatile_library/] [trunk/] [rtl/] [verilog/] [versatile_library.v] - Rev 64

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
64 SPR reset value unneback 4652d 03h /versatile_library/trunk/rtl/verilog/versatile_library.v
63 WB_B3_RAM_BE updates, bte port map + define dependency unneback 4652d 03h /versatile_library/trunk/rtl/verilog/versatile_library.v
62 WB_B3_RAM_BE updates, bte port map + define dependency unneback 4652d 03h /versatile_library/trunk/rtl/verilog/versatile_library.v
61 WB_B3_RAM_BE updates, bte port map + define dependency unneback 4652d 03h /versatile_library/trunk/rtl/verilog/versatile_library.v
60 added wb b3 byte enable memory, added test in makefile through icarus, typo in latch fixed unneback 4653d 22h /versatile_library/trunk/rtl/verilog/versatile_library.v
59 added WB RAM B3 with byte enable unneback 4654d 23h /versatile_library/trunk/rtl/verilog/versatile_library.v
58 corrected EXT unit, rewrite of FF1, FL1 unneback 4671d 05h /versatile_library/trunk/rtl/verilog/versatile_library.v
57 corrected EXT unit, rewrite of FF1, FL1 unneback 4671d 05h /versatile_library/trunk/rtl/verilog/versatile_library.v
56 WB B4 RAM we fix unneback 4683d 22h /versatile_library/trunk/rtl/verilog/versatile_library.v
55 added WB_B4RAM with byte enable unneback 4686d 05h /versatile_library/trunk/rtl/verilog/versatile_library.v
54 added WB_B4RAM with byte enable unneback 4686d 05h /versatile_library/trunk/rtl/verilog/versatile_library.v
53 added WB_B4RAM with byte enable unneback 4686d 05h /versatile_library/trunk/rtl/verilog/versatile_library.v
52 added WB_B4RAM with byte enable unneback 4686d 05h /versatile_library/trunk/rtl/verilog/versatile_library.v
51 added WB_B4RAM with byte enable unneback 4686d 05h /versatile_library/trunk/rtl/verilog/versatile_library.v
50 added WB_B4RAM with byte enable unneback 4686d 05h /versatile_library/trunk/rtl/verilog/versatile_library.v
49 added WB_B4RAM with byte enable unneback 4686d 05h /versatile_library/trunk/rtl/verilog/versatile_library.v
48 wb updated unneback 4692d 23h /versatile_library/trunk/rtl/verilog/versatile_library.v
46 updated parity unneback 4789d 04h /versatile_library/trunk/rtl/verilog/versatile_library.v
45 updated timing in io models unneback 4790d 22h /versatile_library/trunk/rtl/verilog/versatile_library.v
44 added target independet IO functionns unneback 4793d 22h /versatile_library/trunk/rtl/verilog/versatile_library.v
43 added logic for parity generation and check unneback 4798d 01h /versatile_library/trunk/rtl/verilog/versatile_library.v
42 updated mux_andor unneback 4802d 01h /versatile_library/trunk/rtl/verilog/versatile_library.v
41 typo in registers.v unneback 4802d 02h /versatile_library/trunk/rtl/verilog/versatile_library.v
40 new build environment with custom.v added as a result file unneback 4802d 03h /versatile_library/trunk/rtl/verilog/versatile_library.v
39 added simple port prio based wb arbiter unneback 4803d 00h /versatile_library/trunk/rtl/verilog/versatile_library.v
38 updated andor mux unneback 4803d 00h /versatile_library/trunk/rtl/verilog/versatile_library.v
37 corrected polynom with length 20 unneback 4808d 20h /versatile_library/trunk/rtl/verilog/versatile_library.v
36 added generic andor_mux unneback 4810d 05h /versatile_library/trunk/rtl/verilog/versatile_library.v
35 added vl_mux2_andor and vl_mux3_andor localparam unneback 4810d 16h /versatile_library/trunk/rtl/verilog/versatile_library.v
34 added vl_mux2_andor and vl_mux3_andor unneback 4810d 16h /versatile_library/trunk/rtl/verilog/versatile_library.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.