OpenCores
URL https://opencores.org/ocsvn/versatile_library/versatile_library/trunk

Subversion Repositories versatile_library

[/] [versatile_library/] [trunk/] [rtl/] [verilog/] [versatile_library.v] - Rev 65

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
44 added target independet IO functionns unneback 3999d 09h /versatile_library/trunk/rtl/verilog/versatile_library.v
43 added logic for parity generation and check unneback 4003d 12h /versatile_library/trunk/rtl/verilog/versatile_library.v
42 updated mux_andor unneback 4007d 12h /versatile_library/trunk/rtl/verilog/versatile_library.v
41 typo in registers.v unneback 4007d 14h /versatile_library/trunk/rtl/verilog/versatile_library.v
40 new build environment with custom.v added as a result file unneback 4007d 14h /versatile_library/trunk/rtl/verilog/versatile_library.v
39 added simple port prio based wb arbiter unneback 4008d 11h /versatile_library/trunk/rtl/verilog/versatile_library.v
38 updated andor mux unneback 4008d 11h /versatile_library/trunk/rtl/verilog/versatile_library.v
37 corrected polynom with length 20 unneback 4014d 07h /versatile_library/trunk/rtl/verilog/versatile_library.v
36 added generic andor_mux unneback 4015d 16h /versatile_library/trunk/rtl/verilog/versatile_library.v
35 added vl_mux2_andor and vl_mux3_andor localparam unneback 4016d 03h /versatile_library/trunk/rtl/verilog/versatile_library.v

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2022 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.