OpenCores
URL https://opencores.org/ocsvn/versatile_library/versatile_library/trunk

Subversion Repositories versatile_library

[/] [versatile_library/] [trunk/] [rtl/] [verilog/] [versatile_library_actel.v] - Rev 48

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
25 added sync FIFO unneback 3807d 14h /versatile_library/trunk/rtl/verilog/versatile_library_actel.v
24 added vl_dff_ce_set unneback 3808d 22h /versatile_library/trunk/rtl/verilog/versatile_library_actel.v
23 fixed port map error in async fifo 1r1w unneback 3809d 12h /versatile_library/trunk/rtl/verilog/versatile_library_actel.v
22 added binary counters unneback 3809d 18h /versatile_library/trunk/rtl/verilog/versatile_library_actel.v
21 reg -> wire in and or mux in logic unneback 3810d 14h /versatile_library/trunk/rtl/verilog/versatile_library_actel.v
18 naming convention vl_ unneback 3812d 01h /versatile_library/trunk/rtl/verilog/versatile_library_actel.v
17 unneback 3875d 14h /versatile_library/trunk/rtl/verilog/versatile_library_actel.v
15 added delay line unneback 3881d 22h /versatile_library/trunk/rtl/verilog/versatile_library_actel.v
14 reg -> wire for various signals unneback 3882d 03h /versatile_library/trunk/rtl/verilog/versatile_library_actel.v
13 cosmetic update unneback 3882d 05h /versatile_library/trunk/rtl/verilog/versatile_library_actel.v

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2021 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.