OpenCores
URL https://opencores.org/ocsvn/versatile_library/versatile_library/trunk

Subversion Repositories versatile_library

[/] - Rev 27

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
27 added sync simplex FIFO unneback 4181d 07h /
26 typo in sync FIFO, added cnt_lfsr_ce_q cnt_lfsr_ce_clear_q unneback 4181d 08h /
25 added sync FIFO unneback 4181d 22h /
24 added vl_dff_ce_set unneback 4183d 05h /
23 fixed port map error in async fifo 1r1w unneback 4183d 20h /
22 added binary counters unneback 4184d 01h /
21 reg -> wire in and or mux in logic unneback 4184d 21h /
20 naming convention vl_ unneback 4186d 08h /
19 naming convention vl_ unneback 4186d 08h /
18 naming convention vl_ unneback 4186d 09h /
17 unneback 4249d 22h /
16 converting utility for ROM unneback 4250d 09h /
15 added delay line unneback 4256d 06h /
14 reg -> wire for various signals unneback 4256d 11h /
13 cosmetic update unneback 4256d 12h /
12 added wishbone comliant modules unneback 4257d 08h /
11 async fifo simplex unneback 4257d 23h /
10 added dff_ce_clear unneback 4259d 22h /
9 added dff_ce_clear unneback 4259d 22h /
8 added dff_ce_clear unneback 4259d 22h /
7 mem update unneback 4259d 23h /
6 added library files unneback 4272d 23h /
5 memories added unneback 4273d 00h /
4 added counters unneback 4277d 04h /
3 various updates
counter added
unneback 4279d 23h /
2 initial check-in unneback 4280d 23h /
1 The project and the structure was created root 4286d 03h /

powered by: WebSVN 2.1.0

© copyright 1999-2022 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.