OpenCores
URL https://opencores.org/ocsvn/wb_lpc/wb_lpc/trunk

Subversion Repositories wb_lpc

[/] [wb_lpc/] [trunk] - Rev 20

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
20 New directory structure. root 4334d 01h /wb_lpc/trunk
19 Serirq: incorrect stop frame:
* The stop frame should be two clocks for quiet mode and three for continuous mode.
hharte 4406d 16h /trunk
18 Corrected some minor mistakes, added information about error reporting. hharte 4560d 16h /trunk
17 Fix bugs:
25-Jul-2008 LPC firmware writes must not insert wait-states.
22-Jul-2008 LPC DMA does not report READY+MORE for multi-byte transfers

Add feature:
23-Jul-2008 propagate Wishbone errors across LPC interface

Improve Testbench:
Ability to test multiple wait-states on LPC Peripheral Wishbone Master interface.
Check wbs_err_o from LPC Host.

Rebuild examples with the fixes above.
hharte 4560d 17h /trunk
16 Fix bug: Spec violation for multi-byte firmware accesses
Built with ISE 10.1
hharte 4564d 22h /trunk
15 fixed bug: Spec vviolation for multi-byte firmware amcesses:
the multi-byte firmware accesses incorrectly follow the multi-byte DMA algorithm and issue a SYNC sequence between each byte transferred. Instead, multi-byte firmware accesses should issue a single SYNC sequence following the transfer of the multi-byte data phase
hharte 4564d 22h /trunk
14 Update for Xilinx ISE 10.1 hharte 4565d 08h /trunk
13 Add testbench for serirq. hharte 4698d 07h /trunk
12 Add serirq support and add DCM block to de-skew LPC_CLK to off-board LPC device. hharte 4698d 22h /trunk
11 Add Serial IRQ Support hharte 4698d 22h /trunk
10 Added Serial IRQ information. hharte 4698d 22h /trunk
9 Add example projects for PCI LPC Host and LPC 7-Segment Display. hharte 4703d 20h /trunk
8 Added some details on LPC cycle type definitions, fixed some inconsistencies. hharte 4703d 20h /trunk
7 Add example projects for PCI LPC Host and LPC 7-Segment Display. hharte 4704d 06h /trunk
6 Clean up whitespace. hharte 4704d 06h /trunk
5 Fix bug in LPC Host that was causing a 2nd LPC cycle because the wishbone cycle was not completely retired when going back to the idle state.
Also clean up whitespace.
hharte 4704d 06h /trunk
4 Adding .cvsignore files to ignore .svn directories. hharte 4706d 09h /trunk
3 Initial checkin of source files hharte 4706d 15h /trunk
2 Initial version of documentation. hharte 4707d 15h /trunk
1 Standard project directories initialized by cvs2svn. 4707d 15h /trunk

powered by: WebSVN 2.1.0

© copyright 1999-2021 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.