OpenCores
URL https://opencores.org/ocsvn/zipcpu/zipcpu/trunk

Subversion Repositories zipcpu

[/] - Rev 202

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
202 Additional ZipCPU changes associated w 8b upgrade dgisselq 2604d 01h /
201 RTL files for the 8-bit capable ZipCPU. dgisselq 2604d 02h /
200 Lots of GCC bugs fixed, some new features added, longs should work now. The
build scripts have also been updated and simplified.		 dgisselq 2703d 09h /
199 Massive specification rewrite, brings it up to date with the current ZipCPU
state. This does not reflect any major change to the CPU.		 dgisselq 2728d 22h /
198 Added a copyright notice. dgisselq 2730d 02h /
197 Added a new multiply testbench. Other changes were necessary to follow. dgisselq 2730d 02h /
196 Updated internal documentation. dgisselq 2730d 02h /
195 Adds a new mode that can handle a delayed stall signal. dgisselq 2730d 02h /
194 Cleaned up some parameters, trying to create more consistency. dgisselq 2730d 02h /
193 These changes make it so the ALU multiplies pass a test-bench. dgisselq 2730d 02h /
192 Fixed a bug with constant alignment in the assembler. dgisselq 2730d 02h /
191 Updated toolchain, more information on the example debugger. dgisselq 2745d 05h /
190 Added the copyright statement back in. dgisselq 2746d 21h /
189 Final, as delivered, ORCONF slides. dgisselq 2746d 21h /
188 Adjusted the opcodes to match the binutils port: added RTN instructions, and
allowed BREAK instructions to include an immediate--to be interpreted by the
debugger.		 dgisselq 2778d 23h /
187 Updated to match changed register definitions within the core. dgisselq 2779d 00h /
186 Now allows profile dumping for ELF executables. dgisselq 2779d 00h /
185 Now includes the proper flags for building with ELF executable file support. dgisselq 2779d 00h /
184 Adjusted the illegal instruction option documentation. dgisselq 2779d 00h /
183 Cleaned up the system so that !CYC implies !STB as well. dgisselq 2779d 00h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.