OpenCores
URL https://opencores.org/ocsvn/zipcpu/zipcpu/trunk

Subversion Repositories zipcpu

[/] [zipcpu/] - Rev 155

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
155 Improved debug trace quality, for finding bugs after the fact. dgisselq 2865d 06h /zipcpu/
154 Added timing checks on the busy and valid signals: either one of the two is
valid, or the whole is idle.
dgisselq 2865d 06h /zipcpu/
153 Adds internal link functionality to the specification document format. dgisselq 2865d 06h /zipcpu/
152 Updated to match the new/updated multiply instructions. Of course, this is
still hand optimized and not compiled--so it's not really a true and proper
test (yet), but ... it's what I have.
dgisselq 2898d 04h /zipcpu/
151 Minor formatting change. dgisselq 2898d 04h /zipcpu/
150 Minor changes. dgisselq 2898d 04h /zipcpu/
149 Updated the Makefile documentation and the all target. dgisselq 2898d 04h /zipcpu/
148 Minor changes to get LONG_MPY working, and adjust the documentation. dgisselq 2898d 04h /zipcpu/
147 Cleans up div_tb a bit, causing it to write SUCCESS out if successful and
abort if not.
dgisselq 2898d 04h /zipcpu/
146 Fixes a problem where the assembler complained the compiler was trying to
move .org backwards. This is now fixed.
dgisselq 2898d 04h /zipcpu/
145 This fixes the pipelined memory problem that was introduced a while back to
fix ... pipelined memory conflicts. This appears to maintain the success
of the fix, while recovering the pipeline memory performance that was had
before.
dgisselq 2898d 04h /zipcpu/
144 Makes the auto-reload capability a configuration option, and fills out the
reset so that it is properly implemented.
dgisselq 2898d 04h /zipcpu/
143 This section belatedly adjusts the zasm assembler so that it can handle
the LONG_MPY changes that have taken place. However, the test.S assembler
test script is still not properly testing the multiplies--at least it will
succeed on everything else.
dgisselq 2898d 04h /zipcpu/
142 Bug fix--fixes some problems with conditional execution, as well as removing
an unnecessary peephole optimization.
dgisselq 2899d 05h /zipcpu/
141 Fixes two bugs: one causing merged strings in the read only string section to
be referenced at the wrong address, and the second which caused the assembler
to fail at SYMBOL-OFFSET references.
dgisselq 2899d 05h /zipcpu/
140 Minor changes, but fixes build of zippy_tb.cpp. dgisselq 2901d 18h /zipcpu/
139 Changes necessary to document the changed instruction set: LDIHI became MPY,
and MPYU and MPYS became MPYUHI and MPYSHI respectively. See the specification
for more details.
dgisselq 2904d 15h /zipcpu/
138 This updates the CPU multiply instruction into a set of three instructions.
MPY is a 32x32-bit multiply instruction, returning the low 32-bit result,
MPYUHI returns the upper 32-bits assuming the result was unsigned and MPYSHI
returns the upper 32-bits assuming the result was signed.
dgisselq 2904d 15h /zipcpu/
137 This should (again) fix the bug of trying to build optest.cpp. dgisselq 2918d 08h /zipcpu/
136 Oops --- missed a couple HOST_WIDE_INT values in a printf. This casts them
to (long), so that we can work on both PC's and ARMs.
dgisselq 2918d 09h /zipcpu/
135 Replaced all occurrences of INTVAL(...) on printf lines with (long)INTVAL(...).
This should fix the problems zip-gcc was having while running on the ARM.
dgisselq 2918d 09h /zipcpu/
134 Working updates, to keep this up to date with the RTL code. dgisselq 2919d 05h /zipcpu/
133 Changes preceding an instruction set update, which will change the multiply
operation from a 16x16 bit multiply to three types of 32x32-bit multiplies.
dgisselq 2919d 05h /zipcpu/
132 Lots of minor bug fixes. dgisselq 2919d 06h /zipcpu/
131 Fixed a variable use before declaration error. dgisselq 2919d 06h /zipcpu/
130 Simplified the lock logic, and removed it when pipelining was not defined. This
also means the file is now dependent upon cpudefs.v. In another change, brev
was modified so as not to update the flags. This makes it useable with GCC
as a potential move or load immediate instruction.
dgisselq 2919d 06h /zipcpu/
129 Bug fix. Fixes some ugly race conditions that would cause code from the wrong
address to be executed.
dgisselq 2919d 06h /zipcpu/
128 Cleaned up some comments. dgisselq 2919d 06h /zipcpu/
127 Lots of changes and bugfixes. The disassembler produces more readable output.
The assembler and linker will no longer automatically use LDIHI--in preparation
for switching to LONG_MPY. LDIHI/LDILO pairs have been changed to BREV/LDILO
pairs. Within the compiler, conditional moves have been rebuilt. They're not
perfect yet, but they are better. Lots of peephole optimizations, etc.
dgisselq 2919d 06h /zipcpu/
126 Lots of changes preparing the assembly for an instruction set change. While
implemented, they are still commented out via #ifdef LONG_MPY. By defining
LONG_MPY, this new change set will take place.
dgisselq 2919d 06h /zipcpu/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.