OpenCores

URL https://opencores.org/ocsvn/zipcpu/zipcpu/trunk

Subversion Repositories zipcpu

[/] [zipcpu/] - Rev 193

Go to most recent revision

Filtering Options

Rev	Log message	Author	Age	Path
173	Adjusted the pdfinfo field, to accommodate Google's bot.	dgisselq	2773d 00h	/zipcpu/
172	Added a test to see if the compiler properly handles a large number of arguments. Further, the sibcall enabled compiler now correcly makes a sibcall from the end of txreg().	dgisselq	2773d 00h	/zipcpu/
171	This fixes the problem whereby the ZipCPU didn't properly access more than 5 word-sized function parameters.	dgisselq	2775d 05h	/zipcpu/
170	Minor updates to the orconf.pdf pre-conference slide. (Added the 'to be revealed' line.	dgisselq	2784d 23h	/zipcpu/
169	Added details of LM32 to the (pre) ORConf survey slide in trunk/doc.	dgisselq	2821d 00h	/zipcpu/
168	An updated version of the intensive CPU test. This one runs from C, and requires a UART port and a PIC, but can run quite successfully on multiple SoCs that have been built with the ZipCPU internal to them.	dgisselq	2834d 00h	/zipcpu/
167	Updated the spec to reflect changes in the CC register: the user break flag, and the ability to command a clearing of the instruction cache.	dgisselq	2834d 00h	/zipcpu/
166	Bugfix version. This fixes a problem whereby function addresses with offsets were not properly calculated, together with properly setting up pcrelative offsets when using the move function together with a label.	dgisselq	2834d 04h	/zipcpu/
165	Added a test to make certain that the arithmetic right shift was properly propagating the high order bit. (The test works under verilator, but didn't initially work in Xilinx -- thus a difference between the two.)	dgisselq	2834d 04h	/zipcpu/
164	Updated with inputs from Hellwig Geisse regarding the details of the ECO32 CPU.	dgisselq	2842d 05h	/zipcpu/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.