OpenCores
URL https://opencores.org/ocsvn/zipcpu/zipcpu/trunk

Subversion Repositories zipcpu

[/] [zipcpu/] - Rev 209

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
189 Final, as delivered, ORCONF slides. dgisselq 1869d 18h /zipcpu/
188 Adjusted the opcodes to match the binutils port: added RTN instructions, and
allowed BREAK instructions to include an immediate--to be interpreted by the
debugger.
dgisselq 1901d 20h /zipcpu/
187 Updated to match changed register definitions within the core. dgisselq 1901d 20h /zipcpu/
186 Now allows profile dumping for ELF executables. dgisselq 1901d 20h /zipcpu/
185 Now includes the proper flags for building with ELF executable file support. dgisselq 1901d 20h /zipcpu/
184 Adjusted the illegal instruction option documentation. dgisselq 1901d 20h /zipcpu/
183 Cleaned up the system so that !CYC implies !STB as well. dgisselq 1901d 20h /zipcpu/
182 Bug fix for fast memories. This now works for memories with single cycle
latencies.
dgisselq 1901d 20h /zipcpu/
181 Adjusted the wishbone logic to include our wishbone simplification that if
CYC is ever low, STB must be low as well.
dgisselq 1901d 21h /zipcpu/
180 Cleaned up the stall logic--made it independent of whether or not we are
designed to be alternating or not.
dgisselq 1901d 21h /zipcpu/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2021 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.