OpenCores
URL https://opencores.org/ocsvn/zipcpu/zipcpu/trunk

Subversion Repositories zipcpu

[/] [zipcpu/] [trunk/] - Rev 99

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
79 Adjusted the opcodes for NOOP, BREAK, and LOCK. dgisselq 3464d 02h /zipcpu/trunk/
78 Found/corrected annoying bug in floating point documentation of the opcode
table.		 dgisselq 3464d 02h /zipcpu/trunk/
77 First check-in: the test bench for the divide instruction. dgisselq 3465d 01h /zipcpu/trunk/
76 The biggest change here was to zippy_tb, to make it more similar to the debugger
and to make it work with VLIW-type instructions.		 dgisselq 3465d 01h /zipcpu/trunk/
75 Modified for VLIW instructions. dgisselq 3465d 01h /zipcpu/trunk/
74 Added a bunch of debugging code to the Dhrystone benchmark assembly file, as
well as two new testing assembly files.		 dgisselq 3465d 01h /zipcpu/trunk/
73 Documentations updates. dgisselq 3465d 01h /zipcpu/trunk/
72 Some updated graphics, now containing images of the CPU that include the
divide and (currently non-existant) floating point unit.		 dgisselq 3465d 01h /zipcpu/trunk/
71 This contains a bunch of bug fixes. (A lot ...) For example, the pipeline
stall code has also seriously changed, to fixed the pipeline memory load/op
stage conflict, while maintaining no-stall operation for operands that don't
need an offset. This had a cascading effect, however, so that the multiply
could no longer complete in a single cycle. Therefore, the timing on the
multiplies was slowed down to two cycles from a single cycle. (It's the
only two-cycle ALU operation ...) The illegal instruction code has also been
fixed, so that illegal instructions no longer stalls the prefetch bus.		 dgisselq 3465d 01h /zipcpu/trunk/
70 Updated the assembler support files, zopcodes in particular, to handle
the disassembly of the new very long instruction word codes.		 dgisselq 3465d 02h /zipcpu/trunk/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.