OpenCores
URL https://opencores.org/ocsvn/zipcpu/zipcpu/trunk

Subversion Repositories zipcpu

[/] [zipcpu/] [trunk/] [bench/] [asm/] [lodsto.S] - Rev 155

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
150 Minor changes. dgisselq 2327d 06h /zipcpu/trunk/bench/asm/lodsto.S
69 This implements the "new Instruction Set" architecture for the Zip CPU. It's
a massive change set, that touches just about everything but probably not
enough of everything. Please see the spec.pdf for a description of this
new architecture.
dgisselq 2469d 16h /zipcpu/trunk/bench/asm/lodsto.S
36 *Lots* of changes to increase processing speed and remove pipeline stalls.

Removed the useless flash cache, replacing it with a proper DMA controller.

"make test" in the main directory now runs a test program in Verilator and
reports on the results.
dgisselq 2562d 19h /zipcpu/trunk/bench/asm/lodsto.S
2 An initial load. No promises of what works or not, but this is where the
project is at.
dgisselq 2618d 10h /zipcpu/trunk/bench/asm/lodsto.S

powered by: WebSVN 2.1.0

© copyright 1999-2022 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.