OpenCores
URL https://opencores.org/ocsvn/zipcpu/zipcpu/trunk

Subversion Repositories zipcpu

[/] [zipcpu/] [trunk/] [doc/] - Rev 200

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
199 Massive specification rewrite, brings it up to date with the current ZipCPU
state. This does not reflect any major change to the CPU.		 dgisselq 2728d 13h /zipcpu/trunk/doc/
190 Added the copyright statement back in. dgisselq 2746d 12h /zipcpu/trunk/doc/
189 Final, as delivered, ORCONF slides. dgisselq 2746d 12h /zipcpu/trunk/doc/
173 Adjusted the pdfinfo field, to accommodate Google's bot. dgisselq 2778d 16h /zipcpu/trunk/doc/
170 Minor updates to the orconf.pdf pre-conference slide. (Added the 'to be
revealed' line.		 dgisselq 2790d 15h /zipcpu/trunk/doc/
169 Added details of LM32 to the (pre) ORConf survey slide in trunk/doc. dgisselq 2826d 15h /zipcpu/trunk/doc/
167 Updated the spec to reflect changes in the CC register: the user break
flag, and the ability to command a clearing of the instruction cache.		 dgisselq 2839d 15h /zipcpu/trunk/doc/
164 Updated with inputs from Hellwig Geisse regarding the details of the ECO32
CPU.		 dgisselq 2847d 21h /zipcpu/trunk/doc/
163 Trimmed OR1K instruction set down from 219 instructions, to the minimum number
of 48. Thanks to Olof for helping identify the minimal set!		 dgisselq 2855d 23h /zipcpu/trunk/doc/
162 Noted 64-bit integers are by extension, as are vector instructions. dgisselq 2856d 00h /zipcpu/trunk/doc/
161 Initial version of the ORConf slides, showing only the initial CPU survey. dgisselq 2856d 00h /zipcpu/trunk/doc/
153 Adds internal link functionality to the specification document format. dgisselq 2871d 12h /zipcpu/trunk/doc/
139 Changes necessary to document the changed instruction set: LDIHI became MPY,
and MPYU and MPYS became MPYUHI and MPYSHI respectively. See the specification
for more details.		 dgisselq 2910d 21h /zipcpu/trunk/doc/
107 Adding a missing file. dgisselq 2963d 13h /zipcpu/trunk/doc/
106 Updated to allow building without the sources for the graphics used in the
document.		 dgisselq 2963d 17h /zipcpu/trunk/doc/
92 Adjustments made to match the simplified early branching. dgisselq 3009d 14h /zipcpu/trunk/doc/
85 Minor update/correction to operand B definition. dgisselq 3035d 12h /zipcpu/trunk/doc/
79 Adjusted the opcodes for NOOP, BREAK, and LOCK. dgisselq 3039d 16h /zipcpu/trunk/doc/
78 Found/corrected annoying bug in floating point documentation of the opcode
table.		 dgisselq 3039d 16h /zipcpu/trunk/doc/
73 Documentations updates. dgisselq 3040d 15h /zipcpu/trunk/doc/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.