OpenCores
URL https://opencores.org/ocsvn/zipcpu/zipcpu/trunk

Subversion Repositories zipcpu

[/] [zipcpu/] [trunk/] [doc/] [spec.pdf] - Rev 199

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
199 Massive specification rewrite, brings it up to date with the current ZipCPU
state. This does not reflect any major change to the CPU.
dgisselq 2819d 00h /zipcpu/trunk/doc/spec.pdf
167 Updated the spec to reflect changes in the CC register: the user break
flag, and the ability to command a clearing of the instruction cache.
dgisselq 2930d 03h /zipcpu/trunk/doc/spec.pdf
139 Changes necessary to document the changed instruction set: LDIHI became MPY,
and MPYU and MPYS became MPYUHI and MPYSHI respectively. See the specification
for more details.
dgisselq 3001d 08h /zipcpu/trunk/doc/spec.pdf
92 Adjustments made to match the simplified early branching. dgisselq 3100d 01h /zipcpu/trunk/doc/spec.pdf
73 Documentations updates. dgisselq 3131d 03h /zipcpu/trunk/doc/spec.pdf
69 This implements the "new Instruction Set" architecture for the Zip CPU. It's
a massive change set, that touches just about everything but probably not
enough of everything. Please see the spec.pdf for a description of this
new architecture.
dgisselq 3137d 07h /zipcpu/trunk/doc/spec.pdf
68 Updated specification, includes well illustrated pipeline discussion. dgisselq 3172d 08h /zipcpu/trunk/doc/spec.pdf
39 Here's the documentation update to support the pipelined read/writes of
the bus from the CPU, as well as the test file that proved they worked.
dgisselq 3221d 05h /zipcpu/trunk/doc/spec.pdf
37 Fixed some minor spelling errors. dgisselq 3229d 22h /zipcpu/trunk/doc/spec.pdf
36 *Lots* of changes to increase processing speed and remove pipeline stalls.

Removed the useless flash cache, replacing it with a proper DMA controller.

"make test" in the main directory now runs a test program in Verilator and
reports on the results.
dgisselq 3230d 10h /zipcpu/trunk/doc/spec.pdf
33 Finally finished a first draft of the full specification! dgisselq 3259d 03h /zipcpu/trunk/doc/spec.pdf
32 Updated the document to match the most recent changes to the CPU. Specifically,
these include the re-instatement of the full SUB command with immediate offset,
and ... others I cannot remember.

The new document also describes what conditions create pipeline stalls,
together with how many cycles each stall condition will create.
dgisselq 3259d 11h /zipcpu/trunk/doc/spec.pdf
24 Lots more changes to the spec. It's still not done, but it is more complete
than before.
dgisselq 3262d 12h /zipcpu/trunk/doc/spec.pdf
23 Oops -- left some portions of the RTC Clock spec in with the ZIP CPU spec.
These were quickly removed.
dgisselq 3264d 08h /zipcpu/trunk/doc/spec.pdf
21 This update adds an incomplete version of the specification for the chip.
I ned to come back to this and do a lot more writing, but it is a start.
dgisselq 3264d 08h /zipcpu/trunk/doc/spec.pdf

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.