OpenCores
URL https://opencores.org/ocsvn/zipcpu/zipcpu/trunk

Subversion Repositories zipcpu

[/] [zipcpu/] [trunk/] [doc] - Rev 47

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
47 Added some new graphics, includes the file for the Zip Bones system. dgisselq 3122d 01h /zipcpu/trunk/doc
39 Here's the documentation update to support the pipelined read/writes of
the bus from the CPU, as well as the test file that proved they worked.		 dgisselq 3125d 04h /zipcpu/trunk/doc
37 Fixed some minor spelling errors. dgisselq 3133d 21h /zipcpu/trunk/doc
36 *Lots* of changes to increase processing speed and remove pipeline stalls.

Removed the useless flash cache, replacing it with a proper DMA controller.

"make test" in the main directory now runs a test program in Verilator and
reports on the results.		 dgisselq 3134d 09h /zipcpu/trunk/doc
35 I updated the system diagram to reflect the new version that has a direct
memory access controller, rather than the (useless) manual cache.		 dgisselq 3151d 00h /zipcpu/trunk/doc
33 Finally finished a first draft of the full specification! dgisselq 3163d 03h /zipcpu/trunk/doc
32 Updated the document to match the most recent changes to the CPU. Specifically,
these include the re-instatement of the full SUB command with immediate offset,
and ... others I cannot remember.

The new document also describes what conditions create pipeline stalls,
together with how many cycles each stall condition will create.		 dgisselq 3163d 10h /zipcpu/trunk/doc
24 Lots more changes to the spec. It's still not done, but it is more complete
than before.		 dgisselq 3166d 11h /zipcpu/trunk/doc
23 Oops -- left some portions of the RTC Clock spec in with the ZIP CPU spec.
These were quickly removed.		 dgisselq 3168d 07h /zipcpu/trunk/doc
22 dgisselq 3168d 07h /zipcpu/trunk/doc
21 This update adds an incomplete version of the specification for the chip.
I ned to come back to this and do a lot more writing, but it is a start.		 dgisselq 3168d 07h /zipcpu/trunk/doc
10 Here's the watchdog timer code, as well as some pictures of the register
set.		 dgisselq 3189d 00h /zipcpu/trunk/doc
8 Fixed the rotate left instruction to work in the zasm parser, and to be
properly referenced in the simulator. The instruction set documentation was
also adjusted to reflect what the CPU actually does.		 dgisselq 3189d 07h /zipcpu/trunk/doc
7 Here's the iset.html file that was at one time in the gfx directory, but
which could not be moved due to a bad gateway error ... (Grrr).		 dgisselq 3189d 08h /zipcpu/trunk/doc
6 Trying to move iset.html from gfx directory. dgisselq 3189d 08h /zipcpu/trunk/doc
5 Updated colors in the graphics. dgisselq 3189d 08h /zipcpu/trunk/doc
2 An initial load. No promises of what works or not, but this is where the
project is at.		 dgisselq 3190d 01h /zipcpu/trunk/doc

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.