URL https://opencores.org/ocsvn/zipcpu/zipcpu/trunk

Subversion Repositories zipcpu

[/] [zipcpu/] [trunk/] [rtl/] - Rev 194

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
194	Cleaned up some parameters, trying to create more consistency.	dgisselq	2728d 01h	/zipcpu/trunk/rtl/
193	These changes make it so the ALU multiplies pass a test-bench.	dgisselq	2728d 01h	/zipcpu/trunk/rtl/
184	Adjusted the illegal instruction option documentation.	dgisselq	2776d 23h	/zipcpu/trunk/rtl/
183	Cleaned up the system so that !CYC implies !STB as well.	dgisselq	2776d 23h	/zipcpu/trunk/rtl/
182	Bug fix for fast memories. This now works for memories with single cycle latencies.	dgisselq	2776d 23h	/zipcpu/trunk/rtl/
181	Adjusted the wishbone logic to include our wishbone simplification that if CYC is ever low, STB must be low as well.	dgisselq	2776d 23h	/zipcpu/trunk/rtl/
180	Cleaned up the stall logic--made it independent of whether or not we are designed to be alternating or not.	dgisselq	2776d 23h	/zipcpu/trunk/rtl/
179	Lots of changes, most (all?) of them to the non-pipelined core. The resulting core is now about 100-120 LUTs smaller when not-pipelined, and yet maintains the pipelined logic when necessary.	dgisselq	2776d 23h	/zipcpu/trunk/rtl/
178	Rewrote the parameter controlled logic to be just that: perameter controller, rather than depending upon generics. The result reduces our area by a couple LUTs.	dgisselq	2776d 23h	/zipcpu/trunk/rtl/
177	Fixed the illegal address logic to be more precise.	dgisselq	2776d 23h	/zipcpu/trunk/rtl/
176	Switched from distributed to block RAM, and adjusted the logic to help timing closure. The resulting core will build in designs up to 200MHz in speed.	dgisselq	2776d 23h	/zipcpu/trunk/rtl/
175	Fixed the carry bit for logical shifts: it is the last bit shifted out of the register. 0x80000000>>32 yields a 0 with carry set. Anything logically shifted by a number greater than thirty two clears carry and register.	dgisselq	2776d 23h	/zipcpu/trunk/rtl/
174	Simplified the divide to improve timing performance.	dgisselq	2776d 23h	/zipcpu/trunk/rtl/
160	Logic updates, and bug fix corrections to bring this in line with the current XuLA2-LX25 SoC version. (i.e., the XuLA version was debugged and improved, this update pushes those improvements to the mainline.)	dgisselq	2869d 19h	/zipcpu/trunk/rtl/
157	Added the divide unit to the list of ZipCPU dependencies.	dgisselq	2869d 19h	/zipcpu/trunk/rtl/
145	This fixes the pipelined memory problem that was introduced a while back to fix ... pipelined memory conflicts. This appears to maintain the success of the fix, while recovering the pipeline memory performance that was had before.	dgisselq	2902d 18h	/zipcpu/trunk/rtl/
144	Makes the auto-reload capability a configuration option, and fills out the reset so that it is properly implemented.	dgisselq	2902d 18h	/zipcpu/trunk/rtl/
140	Minor changes, but fixes build of zippy_tb.cpp.	dgisselq	2906d 07h	/zipcpu/trunk/rtl/
138	This updates the CPU multiply instruction into a set of three instructions. MPY is a 32x32-bit multiply instruction, returning the low 32-bit result, MPYUHI returns the upper 32-bits assuming the result was unsigned and MPYSHI returns the upper 32-bits assuming the result was signed.	dgisselq	2909d 04h	/zipcpu/trunk/rtl/
133	Changes preceding an instruction set update, which will change the multiply operation from a 16x16 bit multiply to three types of 32x32-bit multiplies.	dgisselq	2923d 19h	/zipcpu/trunk/rtl/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories zipcpu

[/] [zipcpu/] [trunk/] [rtl/] - Rev 194

Filtering Options