Subversion Repositories zipcpu

[/] - Rev 209


Filtering Options

Clear current filter

Rev Log message Author Age Path
209 8b bytes, + formal verification throughout + dcache dgisselq 1352d 17h /
208 Add install and readme files, updated testb to capture initial variable status in Verilator dgisselq 2073d 05h /
207 Updated the ELF support, and divide test-bench. dgisselq 2073d 05h /
206 Updated assembler, fixes several bugs, adds better bug detection and reporting (fixes some segfaults on bugs) dgisselq 2073d 05h /
205 Updating core to current/best version, to include dblfetch support and full CIS support dgisselq 2073d 05h /
204 Added the two simulators back into the SVN repository dgisselq 2092d 00h /
203 Removed the (now unused) old GCC compiler, v5.3.0 dgisselq 2092d 00h /
202 Additional ZipCPU changes associated w 8b upgrade dgisselq 2092d 01h /
201 RTL files for the 8-bit capable ZipCPU. dgisselq 2092d 02h /
200 Lots of GCC bugs fixed, some new features added, longs should work now. The
build scripts have also been updated and simplified.
dgisselq 2191d 09h /
199 Massive specification rewrite, brings it up to date with the current ZipCPU
state. This does not reflect any major change to the CPU.
dgisselq 2216d 22h /
198 Added a copyright notice. dgisselq 2218d 02h /
197 Added a new multiply testbench. Other changes were necessary to follow. dgisselq 2218d 02h /
196 Updated internal documentation. dgisselq 2218d 02h /
195 Adds a new mode that can handle a delayed stall signal. dgisselq 2218d 02h /
194 Cleaned up some parameters, trying to create more consistency. dgisselq 2218d 02h /
193 These changes make it so the ALU multiplies pass a test-bench. dgisselq 2218d 02h /
192 Fixed a bug with constant alignment in the assembler. dgisselq 2218d 02h /
191 Updated toolchain, more information on the example debugger. dgisselq 2233d 05h /
190 Added the copyright statement back in. dgisselq 2234d 21h /
189 Final, as delivered, ORCONF slides. dgisselq 2234d 21h /
188 Adjusted the opcodes to match the binutils port: added RTN instructions, and
allowed BREAK instructions to include an immediate--to be interpreted by the
dgisselq 2267d 00h /
187 Updated to match changed register definitions within the core. dgisselq 2267d 00h /
186 Now allows profile dumping for ELF executables. dgisselq 2267d 00h /
185 Now includes the proper flags for building with ELF executable file support. dgisselq 2267d 00h /
184 Adjusted the illegal instruction option documentation. dgisselq 2267d 00h /
183 Cleaned up the system so that !CYC implies !STB as well. dgisselq 2267d 00h /
182 Bug fix for fast memories. This now works for memories with single cycle
dgisselq 2267d 00h /
181 Adjusted the wishbone logic to include our wishbone simplification that if
CYC is ever low, STB must be low as well.
dgisselq 2267d 00h /
180 Cleaned up the stall logic--made it independent of whether or not we are
designed to be alternating or not.
dgisselq 2267d 00h /

powered by: WebSVN 2.1.0

© copyright 1999-2022, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.