OpenCores
URL https://opencores.org/ocsvn/mod_sim_exp/mod_sim_exp/trunk

Subversion Repositories mod_sim_exp

[/] [mod_sim_exp/] [trunk/] [rtl/] - Rev 89

Rev

Directory listing | View Log | Compare with Previous | RSS feed

Last modification

  • Rev 89, 2013-04-24 20:19:10 GMT
  • Author: JonasDC
  • Log message:
    updated vhdl files so now different clock frequencies are posible for the core and bus interface.

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.