OpenCores
URL https://opencores.org/ocsvn/spi_master_slave/spi_master_slave/trunk

Subversion Repositories spi_master_slave

[/] [spi_master_slave/] [trunk/] [syn/] - Rev 10

Rev

Directory listing | View Log | Compare with Previous | RSS feed

Last modification

  • Rev 10, 2011-07-17 05:21:49 GMT
  • Author: jdoin
  • Log message:
    v1.11.0080: Changed sampling of MISO in spi_master.vhd (removed the input register).
    Verified master+slave cores in silicon on a Spartan-6 FPGA at 100MHz, using Xilinx ISE 13.1 and a Digilent Atlys board. Project is included in trunk/syn/spi_master_atlys.xise.

powered by: WebSVN 2.1.0

© copyright 1999-2020 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.