OpenCores
URL https://opencores.org/ocsvn/uart2bus/uart2bus/trunk

Subversion Repositories uart2bus

[/] [uart2bus/] [trunk/] [verilog/] [bench/] - Rev 4

Rev

Directory listing | View Log | Compare with Previous | RSS feed

Last modification

  • Rev 4, 2010-04-02 19:54:36 GMT
  • Author: motilito
  • Log message:
    Corrected some problems in the binary mode protocol test bench.
    Updated documentation.

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.