OpenCores
URL https://opencores.org/ocsvn/zipcpu/zipcpu/trunk

Subversion Repositories zipcpu

[/] [zipcpu/] [trunk/] [rtl/] [aux/] - Rev 56

Rev

Directory listing | View Log | Compare with Previous | RSS feed

Last modification

  • Rev 56, 2015-10-12 13:26:05 GMT
  • Author: dgisselq
  • Log message:
    Here's a bit of work in progress for getting the Zip CPU working on a XuLA2
    board. Many changes include: the existence of a cpudefs.v file to control
    what "options" are included in the ZipCPU build. This allows build control
    to be separated from the project directory (one build for a XuLA2 board,
    another for a Basys-3 development board). Other changes have made things
    perhaps harder to read, but they get rid of warnings from XST.

    A big change was the addition of the (* ram_style="distributed" *) comment
    for the register set. This was necessary to keep XST from inferring a block
    RAM and breaking the logic that was supposed to take place between a register
    read and when it was used.

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.