URL
https://opencores.org/ocsvn/openarty/openarty/trunk
Error creating feed file, please check write permissions.
openarty
WebSVN RSS feed - openarty
https://opencores.org/websvn//websvn/listing?repname=openarty&path=%2F&
Mon, 24 Aug 2026 20:11:34 +0100
FeedCreator 1.7.2
-
Bringing the main directory up to date with the github ...
https://opencores.org/websvn//websvn/revision?repname=openarty&path=%2F&rev=60
<div><strong>Rev 60 - dgisselq</strong> (3 file(s) modified)</div><div>Bringing the main directory up to date with the github ...</div>~ /openarty/trunk/arty.xdc<br />~ /openarty/trunk/Makefile<br />~ /openarty/trunk/README.md<br />
dgisselq
Tue, 28 Mar 2017 16:28:08 +0100
https://opencores.org/websvn//websvn/revision?repname=openarty&path=%2F&rev=60
-
Removed no-longer-used files.
https://opencores.org/websvn//websvn/revision?repname=openarty&path=%2F&rev=59
<div><strong>Rev 59 - dgisselq</strong> (2 file(s) modified)</div><div>Removed no-longer-used files.</div>- /openarty/trunk/sw/board/bootloader.c<br />- /openarty/trunk/sw/board/zipsys.h<br />
dgisselq
Tue, 28 Mar 2017 16:27:11 +0100
https://opencores.org/websvn//websvn/revision?repname=openarty&path=%2F&rev=59
-
Added the current sim sw back in within the sim ...
https://opencores.org/websvn//websvn/revision?repname=openarty&path=%2F&rev=58
<div><strong>Rev 58 - dgisselq</strong> (27 file(s) modified)</div><div>Added the current sim sw back in within the sim ...</div>+ /openarty/trunk/sim<br />+ /openarty/trunk/sim/verilated<br />+ /openarty/trunk/sim/verilated/byteswap.cpp<br />+ /openarty/trunk/sim/verilated/byteswap.h<br />+ /openarty/trunk/sim/verilated/ddrsdramsim.cpp<br />+ /openarty/trunk/sim/verilated/ddrsdramsim.h<br />+ /openarty/trunk/sim/verilated/enetctrlsim.cpp<br />+ /openarty/trunk/sim/verilated/enetctrlsim.h<br />+ /openarty/trunk/sim/verilated/enetctrl_tb.cpp<br />+ /openarty/trunk/sim/verilated/eqspiflashsim.cpp<br />+ /openarty/trunk/sim/verilated/eqspiflashsim.h<br />+ /openarty/trunk/sim/verilated/eqspiflash_tb.cpp<br />+ /openarty/trunk/sim/verilated/fastmaster_tb.cpp<br />+ /openarty/trunk/sim/verilated/Makefile<br />+ /openarty/trunk/sim/verilated/memsim.cpp<br />+ /openarty/trunk/sim/verilated/memsim.h<br />+ /openarty/trunk/sim/verilated/oledsim.cpp<br />+ /openarty/trunk/sim/verilated/oledsim.h<br />+ /openarty/trunk/sim/verilated/pipecmdr.h<br />+ /openarty/trunk/sim/verilated/port.h<br />+ /openarty/trunk/sim/verilated/sdspisim.cpp<br />+ /openarty/trunk/sim/verilated/sdspisim.h<br />+ /openarty/trunk/sim/verilated/testb.h<br />+ /openarty/trunk/sim/verilated/uartsim.cpp<br />+ /openarty/trunk/sim/verilated/uartsim.h<br />+ /openarty/trunk/sim/verilated/zipelf.cpp<br />+ /openarty/trunk/sim/verilated/zipelf.h<br />
dgisselq
Tue, 28 Mar 2017 16:23:36 +0100
https://opencores.org/websvn//websvn/revision?repname=openarty&path=%2F&rev=58
-
Removed the remaining bench/cpp files.
These are moved to the sim/verilator ...
https://opencores.org/websvn//websvn/revision?repname=openarty&path=%2F&rev=57
<div><strong>Rev 57 - dgisselq</strong> (15 file(s) modified)</div><div>Removed the remaining bench/cpp files.<br />
<br />
These are moved to the sim/verilator ...</div>- /openarty/trunk/bench/cpp/eqspiflashsim.cpp<br />- /openarty/trunk/bench/cpp/eqspiflashsim.h<br />- /openarty/trunk/bench/cpp/eqspiflash_tb.cpp<br />- /openarty/trunk/bench/cpp/fastmaster_tb.cpp<br />- /openarty/trunk/bench/cpp/memsim.cpp<br />- /openarty/trunk/bench/cpp/memsim.h<br />- /openarty/trunk/bench/cpp/oledsim.cpp<br />- /openarty/trunk/bench/cpp/oledsim.h<br />- /openarty/trunk/bench/cpp/pipecmdr.h<br />- /openarty/trunk/bench/cpp/port.h<br />- /openarty/trunk/bench/cpp/sdspisim.cpp<br />- /openarty/trunk/bench/cpp/sdspisim.h<br />- /openarty/trunk/bench/cpp/testb.h<br />- /openarty/trunk/bench/cpp/uartsim.cpp<br />- /openarty/trunk/bench/cpp/uartsim.h<br />
dgisselq
Tue, 28 Mar 2017 16:20:12 +0100
https://opencores.org/websvn//websvn/revision?repname=openarty&path=%2F&rev=57
-
Files moved to the new sim directory
https://opencores.org/websvn//websvn/revision?repname=openarty&path=%2F&rev=56
<div><strong>Rev 56 - dgisselq</strong> (6 file(s) modified)</div><div>Files moved to the new sim directory</div>- /openarty/trunk/bench/cpp/ddrsdramsim.cpp<br />- /openarty/trunk/bench/cpp/ddrsdramsim.h<br />- /openarty/trunk/bench/cpp/enetctrlsim.cpp<br />- /openarty/trunk/bench/cpp/enetctrlsim.h<br />- /openarty/trunk/bench/cpp/enetctrl_tb.cpp<br />- /openarty/trunk/bench/cpp/Makefile<br />
dgisselq
Tue, 28 Mar 2017 16:18:55 +0100
https://opencores.org/websvn//websvn/revision?repname=openarty&path=%2F&rev=56
-
Updated the documentation for 8-bit bytes.
https://opencores.org/websvn//websvn/revision?repname=openarty&path=%2F&rev=55
<div><strong>Rev 55 - dgisselq</strong> (4 file(s) modified)</div><div>Updated the documentation for 8-bit bytes.</div>+ /openarty/trunk/doc/gfx<br />+ /openarty/trunk/doc/gfx/openarty.eps<br />~ /openarty/trunk/doc/spec.pdf<br />~ /openarty/trunk/doc/src/spec.tex<br />
dgisselq
Tue, 28 Mar 2017 16:17:36 +0100
https://opencores.org/websvn//websvn/revision?repname=openarty&path=%2F&rev=55
-
Added in a working C-library for the ZipCPU.
Provides ...
https://opencores.org/websvn//websvn/revision?repname=openarty&path=%2F&rev=54
<div><strong>Rev 54 - dgisselq</strong> (11 file(s) modified)</div><div>Added in a working C-library for the ZipCPU. <br />
<br />
Provides ...</div>+ /openarty/trunk/sw/zlib<br />+ /openarty/trunk/sw/zlib/artyboard.c<br />+ /openarty/trunk/sw/zlib/artyboard.h<br />+ /openarty/trunk/sw/zlib/bootloader.h<br />+ /openarty/trunk/sw/zlib/crt0.c<br />+ /openarty/trunk/sw/zlib/Makefile<br />+ /openarty/trunk/sw/zlib/syscalls.c<br />+ /openarty/trunk/sw/zlib/udiv.c<br />+ /openarty/trunk/sw/zlib/umod.c<br />+ /openarty/trunk/sw/zlib/zipcpu.h<br />+ /openarty/trunk/sw/zlib/zipsys.h<br />
dgisselq
Tue, 28 Mar 2017 16:14:09 +0100
https://opencores.org/websvn//websvn/revision?repname=openarty&path=%2F&rev=54
-
Removing the artyboard.h file from the dev directory.
https://opencores.org/websvn//websvn/revision?repname=openarty&path=%2F&rev=53
<div><strong>Rev 53 - dgisselq</strong> (1 file(s) modified)</div><div>Removing the artyboard.h file from the dev directory.</div>- /openarty/trunk/sw/board/artyboard.h<br />
dgisselq
Tue, 28 Mar 2017 16:10:53 +0100
https://opencores.org/websvn//websvn/revision?repname=openarty&path=%2F&rev=53
-
Updated sw for the Arty.
https://opencores.org/websvn//websvn/revision?repname=openarty&path=%2F&rev=52
<div><strong>Rev 52 - dgisselq</strong> (19 file(s) modified)</div><div>Updated sw for the Arty.</div>+ /openarty/trunk/sw/board/arp.c<br />+ /openarty/trunk/sw/board/arp.h<br />~ /openarty/trunk/sw/board/arty.ld<br />~ /openarty/trunk/sw/board/artyram.ld<br />~ /openarty/trunk/sw/board/cputest.c<br />~ /openarty/trunk/sw/board/exmulti.c<br />~ /openarty/trunk/sw/board/exstartup.c<br />~ /openarty/trunk/sw/board/gpsdump.c<br />+ /openarty/trunk/sw/board/hello.c<br />+ /openarty/trunk/sw/board/ipcksum.c<br />+ /openarty/trunk/sw/board/ipcksum.h<br />+ /openarty/trunk/sw/board/ledcolors.h<br />~ /openarty/trunk/sw/board/Makefile<br />~ /openarty/trunk/sw/board/mug.c<br />~ /openarty/trunk/sw/board/oledtest.c<br />+ /openarty/trunk/sw/board/simple_ping.c<br />~ /openarty/trunk/sw/board/splash.c<br />+ /openarty/trunk/sw/board/syscall.h<br />+ /openarty/trunk/sw/board/zipcpu.c<br />
dgisselq
Tue, 28 Mar 2017 16:09:46 +0100
https://opencores.org/websvn//websvn/revision?repname=openarty&path=%2F&rev=52
-
Updated host software, following 8-bit byte updates.
https://opencores.org/websvn//websvn/revision?repname=openarty&path=%2F&rev=51
<div><strong>Rev 51 - dgisselq</strong> (41 file(s) modified)</div><div>Updated host software, following 8-bit byte updates.</div>~ /openarty/trunk/sw/host<br />+ /openarty/trunk/sw/host/byteswap.cpp<br />+ /openarty/trunk/sw/host/byteswap.h<br />~ /openarty/trunk/sw/host/cpuscope.cpp<br />~ /openarty/trunk/sw/host/devbus.h<br />~ /openarty/trunk/sw/host/dumpflash.cpp<br />+ /openarty/trunk/sw/host/dumpuart.cpp<br />~ /openarty/trunk/sw/host/eqspiscope.cpp<br />~ /openarty/trunk/sw/host/erxscope.cpp<br />~ /openarty/trunk/sw/host/etxscope.cpp<br />~ /openarty/trunk/sw/host/flashdrvr.cpp<br />~ /openarty/trunk/sw/host/flashdrvr.h<br />~ /openarty/trunk/sw/host/llcomms.cpp<br />~ /openarty/trunk/sw/host/llcomms.h<br />~ /openarty/trunk/sw/host/Makefile<br />~ /openarty/trunk/sw/host/manping.cpp<br />~ /openarty/trunk/sw/host/mdioscope.cpp<br />~ /openarty/trunk/sw/host/netsetup.cpp<br />~ /openarty/trunk/sw/host/netuart.cpp<br />~ /openarty/trunk/sw/host/port.h<br />~ /openarty/trunk/sw/host/program.sh<br />~ /openarty/trunk/sw/host/regdefs.cpp<br />~ /openarty/trunk/sw/host/regdefs.h<br />~ /openarty/trunk/sw/host/scopecls.cpp<br />~ /openarty/trunk/sw/host/scopecls.h<br />~ /openarty/trunk/sw/host/sdramscope.cpp<br />~ /openarty/trunk/sw/host/ttybus.cpp<br />~ /openarty/trunk/sw/host/ttybus.h<br />+ /openarty/trunk/sw/host/twoc.cpp<br />+ /openarty/trunk/sw/host/twoc.h<br />~ /openarty/trunk/sw/host/wbprogram.cpp<br />~ /openarty/trunk/sw/host/wbregs.cpp<br />~ /openarty/trunk/sw/host/wbsettime.cpp<br />~ /openarty/trunk/sw/host/zipdbg.cpp<br />+ /openarty/trunk/sw/host/zipelf.cpp<br />+ /openarty/trunk/sw/host/zipelf.h<br />~ /openarty/trunk/sw/host/zipload.cpp<br />~ /openarty/trunk/sw/host/zipstate.cpp<br />+ /openarty/trunk/sw/host/zopcodes.cpp<br />+ /openarty/trunk/sw/host/zopcodes.h<br />~ /openarty/trunk/sw/host/zprog.sh<br />
dgisselq
Tue, 28 Mar 2017 16:06:17 +0100
https://opencores.org/websvn//websvn/revision?repname=openarty&path=%2F&rev=51
-
Updated the CPU and distribution in general to handle 8-bit ...
https://opencores.org/websvn//websvn/revision?repname=openarty&path=%2F&rev=50
<div><strong>Rev 50 - dgisselq</strong> (38 file(s) modified)</div><div>Updated the CPU and distribution in general to handle 8-bit ...</div>~ /openarty/trunk/rtl/builddate.v<br />~ /openarty/trunk/rtl/busmaster.v<br />+ /openarty/trunk/rtl/clrled.v<br />~ /openarty/trunk/rtl/cpu/busdelay.v<br />~ /openarty/trunk/rtl/cpu/cpudefs.v<br />~ /openarty/trunk/rtl/cpu/cpuops.v<br />~ /openarty/trunk/rtl/cpu/div.v<br />~ /openarty/trunk/rtl/cpu/icontrol.v<br />~ /openarty/trunk/rtl/cpu/idecode.v<br />~ /openarty/trunk/rtl/cpu/memops.v<br />~ /openarty/trunk/rtl/cpu/pfcache.v<br />~ /openarty/trunk/rtl/cpu/pipefetch.v<br />~ /openarty/trunk/rtl/cpu/pipemem.v<br />~ /openarty/trunk/rtl/cpu/prefetch.v<br />~ /openarty/trunk/rtl/cpu/wbarbiter.v<br />~ /openarty/trunk/rtl/cpu/wbdblpriarb.v<br />~ /openarty/trunk/rtl/cpu/wbdmac.v<br />~ /openarty/trunk/rtl/cpu/wbpriarbiter.v<br />~ /openarty/trunk/rtl/cpu/wbwatchdog.v<br />~ /openarty/trunk/rtl/cpu/zipbones.v<br />~ /openarty/trunk/rtl/cpu/zipcounter.v<br />~ /openarty/trunk/rtl/cpu/zipcpu.v<br />~ /openarty/trunk/rtl/cpu/zipjiffies.v<br />~ /openarty/trunk/rtl/cpu/zipsystem.v<br />~ /openarty/trunk/rtl/cpu/ziptimer.v<br />~ /openarty/trunk/rtl/enetpackets.v<br />~ /openarty/trunk/rtl/fastio.v<br />~ /openarty/trunk/rtl/gpsclock.v<br />~ /openarty/trunk/rtl/Makefile<br />~ /openarty/trunk/rtl/memdev.v<br />~ /openarty/trunk/rtl/rxemin.v<br />~ /openarty/trunk/rtl/rxuart.v<br />~ /openarty/trunk/rtl/toplevel.v<br />~ /openarty/trunk/rtl/txuart.v<br />+ /openarty/trunk/rtl/ufifo.v<br />~ /openarty/trunk/rtl/wbgpio.v<br />~ /openarty/trunk/rtl/wbscope.v<br />+ /openarty/trunk/rtl/wbuart.v<br />
dgisselq
Tue, 28 Mar 2017 15:59:48 +0100
https://opencores.org/websvn//websvn/revision?repname=openarty&path=%2F&rev=50
-
Moved the location of the ZIPSYSTEM in memory, made the ...
https://opencores.org/websvn//websvn/revision?repname=openarty&path=%2F&rev=49
<div><strong>Rev 49 - dgisselq</strong> (25 file(s) modified)</div><div>Moved the location of the ZIPSYSTEM in memory, made the ...</div>~ /openarty/trunk/bench/cpp/fastmaster_tb.cpp<br />~ /openarty/trunk/doc/spec.pdf<br />~ /openarty/trunk/doc/src/spec.tex<br />~ /openarty/trunk/rtl/builddate.v<br />~ /openarty/trunk/rtl/busmaster.v<br />~ /openarty/trunk/rtl/cpu/cpudefs.v<br />~ /openarty/trunk/rtl/cpu/idecode.v<br />~ /openarty/trunk/rtl/cpu/memops.v<br />~ /openarty/trunk/rtl/cpu/pipemem.v<br />~ /openarty/trunk/rtl/cpu/zipcpu.v<br />~ /openarty/trunk/rtl/enetpackets.v<br />~ /openarty/trunk/rtl/fastio.v<br />~ /openarty/trunk/sw/board/arty.ld<br />~ /openarty/trunk/sw/board/artyboard.h<br />~ /openarty/trunk/sw/board/artyram.ld<br />~ /openarty/trunk/sw/board/bootloader.c<br />~ /openarty/trunk/sw/board/cputest.c<br />~ /openarty/trunk/sw/board/exmulti.c<br />~ /openarty/trunk/sw/board/exstartup.c<br />~ /openarty/trunk/sw/board/gpsdump.c<br />~ /openarty/trunk/sw/board/Makefile<br />~ /openarty/trunk/sw/board/oledtest.c<br />~ /openarty/trunk/sw/board/zipsys.h<br />~ /openarty/trunk/sw/host/flashdrvr.cpp<br />~ /openarty/trunk/sw/host/zipload.cpp<br />
dgisselq
Thu, 24 Nov 2016 02:50:18 +0100
https://opencores.org/websvn//websvn/revision?repname=openarty&path=%2F&rev=49
-
Greatly expanded the specification, including how to's, getting started guide,
register ...
https://opencores.org/websvn//websvn/revision?repname=openarty&path=%2F&rev=48
<div><strong>Rev 48 - dgisselq</strong> (2 file(s) modified)</div><div>Greatly expanded the specification, including how to's, getting started guide,<br />
register ...</div>~ /openarty/trunk/doc/spec.pdf<br />~ /openarty/trunk/doc/src/spec.tex<br />
dgisselq
Mon, 21 Nov 2016 13:53:40 +0100
https://opencores.org/websvn//websvn/revision?repname=openarty&path=%2F&rev=48
-
Updated.
https://opencores.org/websvn//websvn/revision?repname=openarty&path=%2F&rev=47
<div><strong>Rev 47 - dgisselq</strong> (1 file(s) modified)</div><div>Updated.</div>~ /openarty/trunk/bench/cpp/fastmaster_tb.cpp<br />
dgisselq
Thu, 03 Nov 2016 22:41:45 +0100
https://opencores.org/websvn//websvn/revision?repname=openarty&path=%2F&rev=47
-
Sped the UART simulator back up to 1MBaud.
https://opencores.org/websvn//websvn/revision?repname=openarty&path=%2F&rev=46
<div><strong>Rev 46 - dgisselq</strong> (1 file(s) modified)</div><div>Sped the UART simulator back up to 1MBaud.</div>~ /openarty/trunk/bench/cpp/pipecmdr.h<br />
dgisselq
Thu, 03 Nov 2016 22:41:22 +0100
https://opencores.org/websvn//websvn/revision?repname=openarty&path=%2F&rev=46
-
Updated the flash, and the flash test bench, for Quad ...
https://opencores.org/websvn//websvn/revision?repname=openarty&path=%2F&rev=45
<div><strong>Rev 45 - dgisselq</strong> (3 file(s) modified)</div><div>Updated the flash, and the flash test bench, for Quad ...</div>~ /openarty/trunk/bench/cpp/eqspiflashsim.cpp<br />~ /openarty/trunk/bench/cpp/eqspiflashsim.h<br />~ /openarty/trunk/bench/cpp/eqspiflash_tb.cpp<br />
dgisselq
Thu, 03 Nov 2016 22:40:22 +0100
https://opencores.org/websvn//websvn/revision?repname=openarty&path=%2F&rev=45
-
Fixed the flash so that it now runs in 1) ...
https://opencores.org/websvn//websvn/revision?repname=openarty&path=%2F&rev=44
<div><strong>Rev 44 - dgisselq</strong> (2 file(s) modified)</div><div>Fixed the flash so that it now runs in 1) ...</div>~ /openarty/trunk/rtl/builddate.v<br />~ /openarty/trunk/rtl/eqspiflash.v<br />
dgisselq
Thu, 03 Nov 2016 22:39:37 +0100
https://opencores.org/websvn//websvn/revision?repname=openarty&path=%2F&rev=44
-
Cleaned up the CPU memory documentation.
https://opencores.org/websvn//websvn/revision?repname=openarty&path=%2F&rev=43
<div><strong>Rev 43 - dgisselq</strong> (3 file(s) modified)</div><div>Cleaned up the CPU memory documentation.</div>~ /openarty/trunk/rtl/cpu/pfcache.v<br />~ /openarty/trunk/rtl/cpu/pipemem.v<br />~ /openarty/trunk/rtl/cpu/zipsystem.v<br />
dgisselq
Thu, 03 Nov 2016 22:38:38 +0100
https://opencores.org/websvn//websvn/revision?repname=openarty&path=%2F&rev=43
-
Fixed up the CPU so that it passes a multiply ...
https://opencores.org/websvn//websvn/revision?repname=openarty&path=%2F&rev=42
<div><strong>Rev 42 - dgisselq</strong> (3 file(s) modified)</div><div>Fixed up the CPU so that it passes a multiply ...</div>~ /openarty/trunk/rtl/cpu/cpudefs.v<br />~ /openarty/trunk/rtl/cpu/cpuops.v<br />~ /openarty/trunk/rtl/cpu/zipcpu.v<br />
dgisselq
Thu, 03 Nov 2016 22:37:37 +0100
https://opencores.org/websvn//websvn/revision?repname=openarty&path=%2F&rev=42
-
Added the CPU test program to the Arty distribution. ...
https://opencores.org/websvn//websvn/revision?repname=openarty&path=%2F&rev=41
<div><strong>Rev 41 - dgisselq</strong> (3 file(s) modified)</div><div>Added the CPU test program to the Arty distribution. ...</div>+ /openarty/trunk/sw/board/artyram.ld<br />+ /openarty/trunk/sw/board/cputest.c<br />~ /openarty/trunk/sw/board/Makefile<br />
dgisselq
Thu, 03 Nov 2016 22:36:19 +0100
https://opencores.org/websvn//websvn/revision?repname=openarty&path=%2F&rev=41
© copyright 1999-2026
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.