<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en">
<head>
        <title>OpenCores</title>
    <link rel="stylesheet" type="text/css" href="https://cdn.opencores.org/compiled-d3c4fad592.css" />
    <link rel="icon" type="image/png" href="https://cdn.opencores.org/img/favicon.png" />
    <link rel="shortcut icon" type="image/png" href="https://cdn.opencores.org/img/favicon.png" />
    <link type="text/css" href="https://fonts.googleapis.com/css?family=Ubuntu:regular,bold" rel="stylesheet" />
    
    <link type="text/css" href="/websvn/templates/calm/styles.css" rel="stylesheet" media="screen" />
    <link type="text/css" href="/websvn/templates/calm/star-light/star-light.css" rel="stylesheet" media="screen" />
    <!--[if gte IE 5.5000]>
    <style type="text/css" media="screen">
        tbody tr td { padding:1px 0 }
        #wrap h2 { padding:10px 5px 0 5px; margin-bottom:-8px }
    </style>
    <![endif]-->
    <script type="text/javascript">
        function getPath(){
            return './websvn';
        }

        function checkCB(chBox) {
            count = 0
            first = null
            f = chBox.form
            for(i = 0 ; i < f.elements.length ; i++)
            if(f.elements[i].type == 'checkbox' && f.elements[i].checked) {
                if(first == null && f.elements[i] != chBox) {
                    first = f.elements[i]
                }
                count += 1
            }

            if (count > 2) {
               first.checked = false
               count -= 1
            }
        }
    </script>
    <script type="text/javascript" src="/websvn/templates/calm/collapse.js"></script>
        <meta http-equiv="Content-type" content="text/html; charset=utf-8" />
    <meta name="keywords" content="cores, VHDL, Verilog HDL, ASIC, Synthesizable, standard cell, IP, Intellectual Property, 32-bit RISC, UART, PCI, SDRAM, full custom, system on a chip, SOC, reusable, design, development, synthesis, designs, developers, C, Linux, eCos, open, free, open source cores, RTL code, system-on-a-chip, circuits, digital, GNU, GPL, core, controller, processor, system design, chip design, EDA, design methodology, design tools, ASICs, programmable logic, FPGA's, PLDs, CPLDs, verification, Synthesis, HDL, Simulation, IC design software, semiconductor design, integrated circuits, system designs, chip designs, EDAs,  design methodologies, design tool, ASIC, programmable logics, FPGA, PLD, CPLD, Synthesis,  circuit, Synopsys, system design, chip design, programmable logic, FPGA's, PLDs,  CPLDs, verification, Simulation
" />
        <script defer="defer" type="text/javascript" src="https://cdn.opencores.org/jquery-1.6.2.min.js"></script>
    <script defer="defer" type="text/javascript" src="https://cdn.opencores.org/compiled-92d7b79b19.js"></script>
        <script async type="text/javascript" src="https://pagead2.googlesyndication.com/pagead/js/adsbygoogle.js"></script>
        <!--[if IE 6]>
    <link rel="stylesheet" type="text/css" href="https://cdn.opencores.org/ie6.css" />
    <![endif]-->
    <!--[if (IE 7)|(IE 8)]>
    <link rel="stylesheet" type="text/css" href="https://cdn.opencores.org/ie78.css" />
    <![endif]-->
    <meta http-equiv="X-UA-Compatible" content="IE=edge" />
    
    <!-- Global site tag (gtag.js) - Google Analytics -->
    <script async src="https://www.googletagmanager.com/gtag/js?id=UA-172123432-1"></script>
    <script>
        window.dataLayer = window.dataLayer || [];
        function gtag(){dataLayer.push(arguments);}
        gtag('js', new Date());
        gtag('config', 'UA-172123432-1');
    </script>
    
</head>
<body>
<div id="old-browser-warning"></div>
<div class="main">
    <div class="top">
        <a href="/"><img src="https://cdn.opencores.org/design/OpenCores.png" alt="OpenCores" width="235" height="80" /></a>
    </div>
    <div class="line">
        <div></div>
        <img src="https://cdn.opencores.org/design/corner.png" alt="" width="28" height="28" />
    </div>
    <div class="mid" id="dm">
        <div class="mainmenu" id="dml">
            <div class="menu menu-login">
        <form action="/login" method="post">
    Username:
    <input type="hidden" name="redirect" value="websvn/rss" />
    <input class="design ie6_input" name="user" type="text" />
    <br />
    Password:
    <br />
    <input class="design ie6_input" name="pass" type="password" />
    <br />
    <input class="design" name="remember" type="checkbox" />Remember me
    <br />
    <input class="design" type="submit" value="Login" />
    </form>
    <form action="/signup" method="post">
    <input class="design" type="submit" value="Register" />
    </form>
    </div>

<div class="menu">
    <h2> Browse </h2>
    <ul>
    <li><a href="/projects">Projects</a></li>
    <li><a href="/forum">Forums</a></li>
    <li><a href="#about" onclick="return !toggle(this);">About</a>
        <ul style="display: none;">
        <li><a href="/about/mission">Mission</a></li>
        <li><a href="/about/logos">Logos</a></li>
        <li><a href="/about/community">Community</a></li>
        <li><a href="/about/statistics">Statistics</a></li>
        </ul>
    </li>
    <li><a href="#howto" onclick="return !toggle(this);">HowTo/FAQ</a>
        <ul style="display: none;">
        <li><a href="/howto/faq">FAQ</a></li>
        <li><a href="/howto/project">Project</a></li>
        <li><a href="/howto/svn">SVN</a></li>
        <li><a href="/howto/wishbone">WISHBONE</a></li>
        <li><a href="/howto/eda">EDA Tools</a></li>
        </ul>
    </li>
    <li><a href="#media" onclick="return !toggle(this);">Media</a>
        <ul style="display: none;">
        <li><a href="/news">News</a></li>
        <li><a href="/articles">Articles</a></li>
        <li><a href="/newsletters">Newsletter</a></li>
        </ul>
    </li>
    <li><a href="/licensing">Licensing</a></li>
    <li><a href="#commerce" onclick="return !toggle(this);">Commerce</a>
        <ul style="display: none;">
        <li><a href="/shop/items">Shop</a></li>
        <li><a href="/commerce/advertise">Advertise</a></li>
        <li><a href="/commerce/jobs">Jobs</a></li>
        </ul>
    </li>
    <li><a href="/partners">Partners</a></li>
    <li><a href="/maintainers/oliscience">Maintainers</a></li>
    <li><a href="/contact">Contact us</a></li>
    </ul>
</div>



<div class="pad_leftside" style="border:0px">
    <ins
        class="adsbygoogle"
        style="display:inline-block;width:125px;height:125px"
        data-ad-client="ca-pub-8561717607970465"
        data-ad-slot="8586056206"></ins>
    <script type="text/javascript">(adsbygoogle = window.adsbygoogle || []).push({});</script>
</div>


<div class="menu menu-tools">
    <h2> Tools </h2>
    <form action="//www.google.com/cse" id="cse-search-box">
    <div>
        <input type="hidden" name="cx" value="012935124227736198121:b6s3cwd8ada" />
        <input type="hidden" name="ie" value="UTF-8" />
        <input type="text" name="q" size="12" />
        <input type="submit" name="sa" value="Search" />
    </div>
    </form>
</div>
        </div>
        <div class="content" id="dmc">
                        
            <div class="banner" style="padding: 6px 0px; width: 1020px; overflow: visible;">
                <ins
                    class="adsbygoogle"
                    style="display:inline-block;width:468px;height:60px"
                    data-ad-client="ca-pub-8561717607970465"
                    data-ad-slot="8506821698"></ins>
                <script type="text/javascript">(adsbygoogle = window.adsbygoogle || []).push({});</script>
                <ins
                    class="adsbygoogle"
                    style="display:inline-block;width:468px;height:60px"
                    data-ad-client="ca-pub-8561717607970465"
                    data-ad-slot="8506821698"></ins>
                <script type="text/javascript">(adsbygoogle = window.adsbygoogle || []).push({});</script>
            </div>
            
            
                        <div style="display: flex;">
                <button onclick="location.href='/projects/openrisc'">Back to project</button>
                <div style="display: flex; align-items: center; border: 1px solid black; border-radius: 4px; padding: 0 4px; margin-left: 12px;">
                    <strong style="padding-right: 4px;">URL</strong>
                    https://opencores.org/ocsvn/openrisc/openrisc/trunk
                </div>
            </div>
            
            <br /><b>Error creating feed file, please check write permissions.</b><br /><?xml version="1.0" encoding="ISO-8859-1"?>
<!-- generator="FeedCreator 1.7.2" -->
<rss version="2.0">
    <channel>
        <title>openrisc</title>
        <description>WebSVN RSS feed - openrisc</description>
        <link>https://opencores.org/websvn//websvn/listing?repname=openrisc&amp;path=%2Fopenrisc%2Ftrunk%2For1ksim%2Ftestsuite%2Ftest-code-or1k%2Fbasic%2F&amp;</link>
        <lastBuildDate>Mon, 06 Apr 2026 16:57:30 +0100</lastBuildDate>
        <generator>FeedCreator 1.7.2</generator>
        <item>
            <title>Patch from R Diez to ensure DejaGnu handles errors better. ...</title>
            <link>https://opencores.org/websvn//websvn/revision?repname=openrisc&amp;path=%2Fopenrisc%2Ftrunk%2For1ksim%2Ftestsuite%2Ftest-code-or1k%2Fbasic%2F&amp;rev=784</link>
            <description>&lt;div&gt;&lt;strong&gt;Rev 784 - jeremybennett&lt;/strong&gt; (93 file(s) modified)&lt;/div&gt;&lt;div&gt;Patch from R Diez to ensure DejaGnu handles errors better. ...&lt;/div&gt;~ /openrisc/trunk/or1ksim/aclocal.m4&lt;br /&gt;~ /openrisc/trunk/or1ksim/argtable2/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/bpb/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/cache/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/ChangeLog&lt;br /&gt;~ /openrisc/trunk/or1ksim/configure&lt;br /&gt;~ /openrisc/trunk/or1ksim/configure.ac&lt;br /&gt;~ /openrisc/trunk/or1ksim/cpu/common/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/cpu/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/cpu/or1k/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/cpu/or32/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/cpu/or32/or32.c&lt;br /&gt;~ /openrisc/trunk/or1ksim/cuc/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/debug/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/doc/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/doc/or1ksim.info&lt;br /&gt;~ /openrisc/trunk/or1ksim/doc/version.texi&lt;br /&gt;~ /openrisc/trunk/or1ksim/ltmain.sh&lt;br /&gt;~ /openrisc/trunk/or1ksim/m4/libtool.m4&lt;br /&gt;~ /openrisc/trunk/or1ksim/m4/ltoptions.m4&lt;br /&gt;~ /openrisc/trunk/or1ksim/m4/ltversion.m4&lt;br /&gt;~ /openrisc/trunk/or1ksim/m4/lt~obsolete.m4&lt;br /&gt;~ /openrisc/trunk/or1ksim/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/mmu/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/pcu/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/peripheral/channels/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/peripheral/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/pic/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/pm/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/port/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/softfloat/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/support/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/ChangeLog&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/config/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/lib/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/libsim.tests/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/Makefile.am&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/or1ksim.tests/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/aclocal.m4&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/acv-gpio/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/acv-uart/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/basic/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/cache/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/cbasic/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/cfg/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/ChangeLog&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/configure&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/configure.ac&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/dhry/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/dmatest/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/eth/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/except-test/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/except/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/exit/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/ext/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/fbtest/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/flag/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/fp/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/functest/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/inst-set-test/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/int-logger/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/int-test/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/kbdtest/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/local-global/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/loop/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/m4/libtool.m4&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/m4/ltoptions.m4&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/m4/ltversion.m4&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/m4/lt~obsolete.m4&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-async/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-common/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-dram/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-ssram/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-sync/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mem-test/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mmu/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mul/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mycompress/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/pcu/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/support/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/testfloat/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/tick/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/uos/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/upcalls/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code/lib-iftest/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code/lib-inttest/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code/lib-jtag/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code/lib-upcalls/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/tick/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/vapi/Makefile.in&lt;br /&gt;</description>
            <author>jeremybennett</author>
            <pubDate>Wed, 21 Mar 2012 19:21:39 +0100</pubDate>
            <guid>https://opencores.org/websvn//websvn/revision?repname=openrisc&amp;path=%2Fopenrisc%2Ftrunk%2For1ksim%2Ftestsuite%2Ftest-code-or1k%2Fbasic%2F&amp;rev=784</guid>
        </item>
        <item>
            <title>Fixed configuration to work with GCC 4.6, added -Werror to ...</title>
            <link>https://opencores.org/websvn//websvn/revision?repname=openrisc&amp;path=%2Fopenrisc%2Ftrunk%2For1ksim%2Ftestsuite%2Ftest-code-or1k%2Fbasic%2F&amp;rev=625</link>
            <description>&lt;div&gt;&lt;strong&gt;Rev 625 - jeremybennett&lt;/strong&gt; (83 file(s) modified)&lt;/div&gt;&lt;div&gt;Fixed configuration to work with GCC 4.6, added -Werror to ...&lt;/div&gt;~ /openrisc/trunk/or1ksim/aclocal.m4&lt;br /&gt;~ /openrisc/trunk/or1ksim/argtable2/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/bpb/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/cache/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/ChangeLog&lt;br /&gt;~ /openrisc/trunk/or1ksim/configure&lt;br /&gt;~ /openrisc/trunk/or1ksim/configure.ac&lt;br /&gt;~ /openrisc/trunk/or1ksim/cpu/common/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/cpu/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/cpu/or1k/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/cpu/or32/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/cuc/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/debug/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/doc/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/doc/or1ksim.info&lt;br /&gt;~ /openrisc/trunk/or1ksim/doc/version.texi&lt;br /&gt;~ /openrisc/trunk/or1ksim/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/mmu/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/pcu/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/peripheral/channels/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/peripheral/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/pic/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/pm/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/port/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/softfloat/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/support/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/ChangeLog&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/config/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/lib/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/libsim.tests/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/or1ksim.tests/Makefile.am&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/or1ksim.tests/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/aclocal.m4&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/acv-gpio/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/acv-uart/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/basic/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/cache/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/cbasic/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/cfg/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/ChangeLog&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/configure&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/configure.ac&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/dhry/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/dmatest/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/eth/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/except-test/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/except/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/exit/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/ext/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/fbtest/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/flag/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/fp/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/functest/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/inst-set-test/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/int-logger/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/int-test/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/kbdtest/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/local-global/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/loop/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-async/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-common/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-dram/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-ssram/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-sync/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mem-test/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mmu/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mul/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mycompress/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/pcu/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/support/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/testfloat/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/tick/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/uos/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/upcalls/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code/lib-iftest/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code/lib-inttest/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code/lib-jtag/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code/lib-upcalls/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/tick/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/vapi/Makefile.in&lt;br /&gt;</description>
            <author>jeremybennett</author>
            <pubDate>Mon, 15 Aug 2011 11:44:46 +0100</pubDate>
            <guid>https://opencores.org/websvn//websvn/revision?repname=openrisc&amp;path=%2Fopenrisc%2Ftrunk%2For1ksim%2Ftestsuite%2Ftest-code-or1k%2Fbasic%2F&amp;rev=625</guid>
        </item>
        <item>
            <title>or1ksim updates. spr-def.h updates, Cygwin compile error fixes.</title>
            <link>https://opencores.org/websvn//websvn/revision?repname=openrisc&amp;path=%2Fopenrisc%2Ftrunk%2For1ksim%2Ftestsuite%2Ftest-code-or1k%2Fbasic%2F&amp;rev=538</link>
            <description>&lt;div&gt;&lt;strong&gt;Rev 538 - julius&lt;/strong&gt; (91 file(s) modified)&lt;/div&gt;&lt;div&gt;or1ksim updates. spr-def.h updates, Cygwin compile error fixes.&lt;/div&gt;~ /openrisc/trunk/or1ksim/aclocal.m4&lt;br /&gt;~ /openrisc/trunk/or1ksim/argtable2/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/autom4te.cache/output.0&lt;br /&gt;~ /openrisc/trunk/or1ksim/autom4te.cache/output.1&lt;br /&gt;~ /openrisc/trunk/or1ksim/autom4te.cache/traces.0&lt;br /&gt;~ /openrisc/trunk/or1ksim/bpb/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/cache/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/ChangeLog&lt;br /&gt;~ /openrisc/trunk/or1ksim/config.h.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/configure&lt;br /&gt;~ /openrisc/trunk/or1ksim/configure.ac&lt;br /&gt;~ /openrisc/trunk/or1ksim/cpu/common/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/cpu/dlx/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/cpu/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/cpu/or1k/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/cpu/or1k/spr-defs.h&lt;br /&gt;~ /openrisc/trunk/or1ksim/cpu/or1k/spr-dump.c&lt;br /&gt;~ /openrisc/trunk/or1ksim/cpu/or32/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/cuc/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/debug/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/doc/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/doc/or1ksim.info&lt;br /&gt;~ /openrisc/trunk/or1ksim/doc/version.texi&lt;br /&gt;~ /openrisc/trunk/or1ksim/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/mmu/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/peripheral/channels/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/peripheral/eth.c&lt;br /&gt;~ /openrisc/trunk/or1ksim/peripheral/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/pic/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/pm/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/port/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/softfloat/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/support/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/config/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/lib/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/libsim.tests/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/or1ksim.tests/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/or1ksim.tests/tick.exp&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/aclocal.m4&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/acv-gpio/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/acv-uart/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/basic/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/cache/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/cbasic/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/cfg/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/configure&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/dhry/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/dmatest/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/eth/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/except-test/except-test.c&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/except-test/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/except/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/exit/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/ext/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/fbtest/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/flag/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/fp/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/functest/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/inst-set-test/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/int-logger/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/int-test/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/kbdtest/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/local-global/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/loop/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-async/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-common/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-dram/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-ssram/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-sync/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mem-test/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mmu/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mul/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mycompress/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/support/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/support/spr-defs.h&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/testfloat/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/tick/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/tick/tick.c&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/uos/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/uos/tick.c&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/upcalls/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code/lib-iftest/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code/lib-inttest/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code/lib-jtag/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code/lib-upcalls/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/tick/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/tick/tick.c&lt;br /&gt;~ /openrisc/trunk/or1ksim/vapi/Makefile.in&lt;br /&gt;</description>
            <author>julius</author>
            <pubDate>Mon, 09 May 2011 14:42:56 +0100</pubDate>
            <guid>https://opencores.org/websvn//websvn/revision?repname=openrisc&amp;path=%2Fopenrisc%2Ftrunk%2For1ksim%2Ftestsuite%2Ftest-code-or1k%2Fbasic%2F&amp;rev=538</guid>
        </item>
        <item>
            <title>Merged in changes from Jeremy to Ethernet, updated documentation of ...</title>
            <link>https://opencores.org/websvn//websvn/revision?repname=openrisc&amp;path=%2Fopenrisc%2Ftrunk%2For1ksim%2Ftestsuite%2Ftest-code-or1k%2Fbasic%2F&amp;rev=460</link>
            <description>&lt;div&gt;&lt;strong&gt;Rev 460 - jeremybennett&lt;/strong&gt; (87 file(s) modified)&lt;/div&gt;&lt;div&gt;Merged in changes from Jeremy to Ethernet, updated documentation of ...&lt;/div&gt;~ /openrisc/trunk/or1ksim/aclocal.m4&lt;br /&gt;~ /openrisc/trunk/or1ksim/argtable2/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/bpb/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/cache/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/ChangeLog&lt;br /&gt;~ /openrisc/trunk/or1ksim/configure&lt;br /&gt;~ /openrisc/trunk/or1ksim/configure.ac&lt;br /&gt;~ /openrisc/trunk/or1ksim/cpu/common/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/cpu/dlx/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/cpu/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/cpu/or1k/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/cpu/or1k/spr-defs.h&lt;br /&gt;~ /openrisc/trunk/or1ksim/cpu/or32/insnset.c&lt;br /&gt;~ /openrisc/trunk/or1ksim/cpu/or32/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/cuc/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/debug/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/doc/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/doc/or1ksim.info&lt;br /&gt;~ /openrisc/trunk/or1ksim/doc/or1ksim.texi&lt;br /&gt;~ /openrisc/trunk/or1ksim/doc/version.texi&lt;br /&gt;~ /openrisc/trunk/or1ksim/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/mmu/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/peripheral/channels/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/peripheral/eth.c&lt;br /&gt;~ /openrisc/trunk/or1ksim/peripheral/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/pic/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/pm/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/port/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/softfloat/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/support/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/ChangeLog&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/config/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/lib/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/libsim.tests/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/or1ksim.tests/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/README&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/aclocal.m4&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/acv-gpio/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/acv-uart/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/basic/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/cache/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/cbasic/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/cfg/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/ChangeLog&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/configure&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/configure.ac&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/dhry/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/dmatest/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/eth/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/except-test/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/except/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/exit/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/ext/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/fbtest/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/flag/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/fp/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/functest/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/inst-set-test/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/int-logger/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/int-test/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/kbdtest/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/local-global/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/loop/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-async/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-common/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-dram/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-ssram/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-sync/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mem-test/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mmu/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mul/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mycompress/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/support/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/support/spr-defs.h&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/testfloat/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/tick/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/uos/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/upcalls/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code/lib-iftest/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code/lib-inttest/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code/lib-jtag/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code/lib-upcalls/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/tick/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/vapi/Makefile.in&lt;br /&gt;</description>
            <author>jeremybennett</author>
            <pubDate>Wed, 05 Jan 2011 10:08:41 +0100</pubDate>
            <guid>https://opencores.org/websvn//websvn/revision?repname=openrisc&amp;path=%2Fopenrisc%2Ftrunk%2For1ksim%2Ftestsuite%2Ftest-code-or1k%2Fbasic%2F&amp;rev=460</guid>
        </item>
        <item>
            <title>or1ksim testsuite updates</title>
            <link>https://opencores.org/websvn//websvn/revision?repname=openrisc&amp;path=%2Fopenrisc%2Ftrunk%2For1ksim%2Ftestsuite%2Ftest-code-or1k%2Fbasic%2F&amp;rev=458</link>
            <description>&lt;div&gt;&lt;strong&gt;Rev 458 - julius&lt;/strong&gt; (55 file(s) modified)&lt;/div&gt;&lt;div&gt;or1ksim testsuite updates&lt;/div&gt;~ /openrisc/trunk/or1ksim/ChangeLog&lt;br /&gt;~ /openrisc/trunk/or1ksim/cpu/common/abstract.c&lt;br /&gt;~ /openrisc/trunk/or1ksim/cpu/or1k/opcode/or32.h&lt;br /&gt;~ /openrisc/trunk/or1ksim/cpu/or32/or32.c&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/ChangeLog&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/libsim.tests/default.cfg&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/libsim.tests/int-edge.cfg&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/libsim.tests/int-level.cfg&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/libsim.tests/upcalls.cfg&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/or1ksim.tests/cache.exp&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/or1ksim.tests/default.cfg&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/or1ksim.tests/eth.cfg&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/or1ksim.tests/fp.cfg&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/or1ksim.tests/int-test.exp&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/or1ksim.tests/kbdtest.cfg&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/or1ksim.tests/mem-test.exp&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/or1ksim.tests/mmu.cfg&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/or1ksim.tests/mmu.exp&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/basic/basic.S&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/basic/Makefile.am&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/basic/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/cache/cache-asm.S&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/cache/cache.c&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/cache/cache.ld&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/cfg/cfg.S&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/configure&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/configure.ac&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/default.ld&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/dhry/dhry.c&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/except-mc.ld&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/except-test/except-test-s.S&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/except-test/except-test.c&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/except/except.S&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/ext/ext.S&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/flag/flag.S&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/fp/fp.S&lt;br /&gt;- /openrisc/trunk/or1ksim/testsuite/test-code-or1k/int-test/int-test.ld&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/int-test/int-test.S&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/int-test/Makefile.am&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/int-test/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-async/Makefile.am&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-async/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-dram/Makefile.am&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-dram/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-ssram/Makefile.am&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-ssram/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-ssram/mc-ssram.c&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-sync/Makefile.am&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-sync/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mmu/mmu-asm.S&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mmu/mmu.c&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mul/mul.c&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/support/support.c&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/tick/tick.c&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code/lib-upcalls/lib-upcalls.c&lt;br /&gt;</description>
            <author>julius</author>
            <pubDate>Tue, 04 Jan 2011 05:50:24 +0100</pubDate>
            <guid>https://opencores.org/websvn//websvn/revision?repname=openrisc&amp;path=%2Fopenrisc%2Ftrunk%2For1ksim%2Ftestsuite%2Ftest-code-or1k%2Fbasic%2F&amp;rev=458</guid>
        </item>
        <item>
            <title>or1ksim - couple of ethernet peripheral updates, fixup of ethernet ...</title>
            <link>https://opencores.org/websvn//websvn/revision?repname=openrisc&amp;path=%2Fopenrisc%2Ftrunk%2For1ksim%2Ftestsuite%2Ftest-code-or1k%2Fbasic%2F&amp;rev=457</link>
            <description>&lt;div&gt;&lt;strong&gt;Rev 457 - julius&lt;/strong&gt; (83 file(s) modified)&lt;/div&gt;&lt;div&gt;or1ksim - couple of ethernet peripheral updates, fixup of ethernet ...&lt;/div&gt;~ /openrisc/trunk/or1ksim/aclocal.m4&lt;br /&gt;~ /openrisc/trunk/or1ksim/argtable2/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/autom4te.cache/output.0&lt;br /&gt;~ /openrisc/trunk/or1ksim/autom4te.cache/output.1&lt;br /&gt;~ /openrisc/trunk/or1ksim/autom4te.cache/traces.0&lt;br /&gt;~ /openrisc/trunk/or1ksim/bpb/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/cache/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/ChangeLog&lt;br /&gt;~ /openrisc/trunk/or1ksim/configure&lt;br /&gt;~ /openrisc/trunk/or1ksim/cpu/common/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/cpu/dlx/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/cpu/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/cpu/or1k/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/cpu/or32/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/cuc/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/debug/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/doc/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/mmu/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/peripheral/channels/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/peripheral/eth.c&lt;br /&gt;~ /openrisc/trunk/or1ksim/peripheral/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/pic/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/pm/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/port/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/softfloat/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/support/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/ChangeLog&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/config/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/lib/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/libsim.tests/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/or1ksim.tests/eth.cfg&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/or1ksim.tests/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/aclocal.m4&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/acv-gpio/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/acv-uart/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/basic/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/cache/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/cbasic/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/cfg/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/ChangeLog&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/configure&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/dhry/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/dmatest/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/eth/eth.c&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/eth/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/except-test/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/except/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/exit/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/ext/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/fbtest/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/flag/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/fp/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/functest/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/inst-set-test/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/int-logger/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/int-test/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/kbdtest/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/local-global/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/loop/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-async/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-common/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-dram/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-ssram/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-sync/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mem-test/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mmu/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mul/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mycompress/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/support/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/testfloat/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/tick/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/uos/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/upcalls/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code/lib-iftest/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code/lib-inttest/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code/lib-jtag/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code/lib-upcalls/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/tick/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/vapi/Makefile.in&lt;br /&gt;</description>
            <author>julius</author>
            <pubDate>Sun, 26 Dec 2010 15:31:35 +0100</pubDate>
            <guid>https://opencores.org/websvn//websvn/revision?repname=openrisc&amp;path=%2Fopenrisc%2Ftrunk%2For1ksim%2Ftestsuite%2Ftest-code-or1k%2Fbasic%2F&amp;rev=457</guid>
        </item>
        <item>
            <title>Updated documentation to describe new Ethernet usage.</title>
            <link>https://opencores.org/websvn//websvn/revision?repname=openrisc&amp;path=%2Fopenrisc%2Ftrunk%2For1ksim%2Ftestsuite%2Ftest-code-or1k%2Fbasic%2F&amp;rev=440</link>
            <description>&lt;div&gt;&lt;strong&gt;Rev 440 - jeremybennett&lt;/strong&gt; (84 file(s) modified)&lt;/div&gt;&lt;div&gt;Updated documentation to describe new Ethernet usage.&lt;/div&gt;~ /openrisc/trunk/or1ksim/aclocal.m4&lt;br /&gt;~ /openrisc/trunk/or1ksim/argtable2/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/bpb/Makefile.in&lt;br /&gt;+ /openrisc/trunk/or1ksim/brend.sh&lt;br /&gt;+ /openrisc/trunk/or1ksim/brstart.sh&lt;br /&gt;~ /openrisc/trunk/or1ksim/cache/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/ChangeLog&lt;br /&gt;~ /openrisc/trunk/or1ksim/configure&lt;br /&gt;~ /openrisc/trunk/or1ksim/configure.ac&lt;br /&gt;~ /openrisc/trunk/or1ksim/cpu/common/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/cpu/dlx/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/cpu/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/cpu/or1k/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/cpu/or32/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/cuc/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/debug/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/doc/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/doc/or1ksim.info&lt;br /&gt;~ /openrisc/trunk/or1ksim/doc/or1ksim.texi&lt;br /&gt;~ /openrisc/trunk/or1ksim/doc/version.texi&lt;br /&gt;~ /openrisc/trunk/or1ksim/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/mmu/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/peripheral/channels/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/peripheral/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/pic/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/pic/pic.c&lt;br /&gt;~ /openrisc/trunk/or1ksim/pm/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/port/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/softfloat/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/support/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/config/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/lib/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/libsim.tests/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/or1ksim.tests/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/aclocal.m4&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/acv-gpio/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/acv-uart/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/basic/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/cache/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/cbasic/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/cfg/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/ChangeLog&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/configure&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/configure.ac&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/dhry/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/dmatest/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/eth/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/except-test/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/except/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/exit/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/ext/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/fbtest/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/flag/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/fp/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/functest/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/inst-set-test/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/int-logger/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/int-test/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/kbdtest/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/local-global/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/loop/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-async/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-common/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-dram/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-ssram/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-sync/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mem-test/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mmu/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mul/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mycompress/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/support/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/testfloat/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/tick/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/uos/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/upcalls/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code/lib-iftest/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code/lib-inttest/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code/lib-jtag/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code/lib-upcalls/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/tick/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/vapi/Makefile.in&lt;br /&gt;</description>
            <author>jeremybennett</author>
            <pubDate>Wed, 08 Dec 2010 19:35:51 +0100</pubDate>
            <guid>https://opencores.org/websvn//websvn/revision?repname=openrisc&amp;path=%2Fopenrisc%2Ftrunk%2For1ksim%2Ftestsuite%2Ftest-code-or1k%2Fbasic%2F&amp;rev=440</guid>
        </item>
        <item>
            <title>Or1ksim ethernet TAP updates. Ethernet test still failing.</title>
            <link>https://opencores.org/websvn//websvn/revision?repname=openrisc&amp;path=%2Fopenrisc%2Ftrunk%2For1ksim%2Ftestsuite%2Ftest-code-or1k%2Fbasic%2F&amp;rev=436</link>
            <description>&lt;div&gt;&lt;strong&gt;Rev 436 - julius&lt;/strong&gt; (83 file(s) modified)&lt;/div&gt;&lt;div&gt;Or1ksim ethernet TAP updates. Ethernet test still failing.&lt;/div&gt;~ /openrisc/trunk/or1ksim/aclocal.m4&lt;br /&gt;~ /openrisc/trunk/or1ksim/argtable2/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/autom4te.cache/output.0&lt;br /&gt;~ /openrisc/trunk/or1ksim/autom4te.cache/output.1&lt;br /&gt;~ /openrisc/trunk/or1ksim/autom4te.cache/requests&lt;br /&gt;~ /openrisc/trunk/or1ksim/autom4te.cache/traces.0&lt;br /&gt;~ /openrisc/trunk/or1ksim/bpb/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/cache/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/ChangeLog&lt;br /&gt;~ /openrisc/trunk/or1ksim/configure&lt;br /&gt;~ /openrisc/trunk/or1ksim/cpu/common/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/cpu/dlx/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/cpu/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/cpu/or1k/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/cpu/or1k/sprs.c&lt;br /&gt;~ /openrisc/trunk/or1ksim/cpu/or32/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/cuc/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/debug/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/doc/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/doc/or1ksim.info&lt;br /&gt;~ /openrisc/trunk/or1ksim/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/mmu/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/peripheral/channels/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/peripheral/eth.c&lt;br /&gt;~ /openrisc/trunk/or1ksim/peripheral/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/pic/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/pic/pic.c&lt;br /&gt;~ /openrisc/trunk/or1ksim/pm/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/port/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/softfloat/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/support/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/config/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/lib/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/libsim.tests/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/or1ksim.tests/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/aclocal.m4&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/acv-gpio/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/acv-uart/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/basic/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/cache/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/cbasic/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/cfg/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/configure&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/dhry/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/dmatest/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/eth/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/except-test/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/except/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/exit/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/ext/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/fbtest/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/flag/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/fp/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/functest/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/inst-set-test/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/int-logger/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/int-test/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/kbdtest/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/local-global/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/loop/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-async/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-common/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-dram/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-ssram/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-sync/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mem-test/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mmu/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mul/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mycompress/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/support/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/testfloat/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/tick/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/uos/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/upcalls/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code/lib-iftest/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code/lib-inttest/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code/lib-jtag/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code/lib-upcalls/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/tick/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/vapi/Makefile.in&lt;br /&gt;</description>
            <author>julius</author>
            <pubDate>Tue, 30 Nov 2010 00:50:00 +0100</pubDate>
            <guid>https://opencores.org/websvn//websvn/revision?repname=openrisc&amp;path=%2Fopenrisc%2Ftrunk%2For1ksim%2Ftestsuite%2Ftest-code-or1k%2Fbasic%2F&amp;rev=436</guid>
        </item>
        <item>
            <title>Updates to handle interrupts correctly.</title>
            <link>https://opencores.org/websvn//websvn/revision?repname=openrisc&amp;path=%2Fopenrisc%2Ftrunk%2For1ksim%2Ftestsuite%2Ftest-code-or1k%2Fbasic%2F&amp;rev=432</link>
            <description>&lt;div&gt;&lt;strong&gt;Rev 432 - jeremybennett&lt;/strong&gt; (99 file(s) modified)&lt;/div&gt;&lt;div&gt;Updates to handle interrupts correctly.&lt;/div&gt;~ /openrisc/trunk/or1ksim/aclocal.m4&lt;br /&gt;~ /openrisc/trunk/or1ksim/argtable2/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/bpb/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/cache/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/ChangeLog&lt;br /&gt;~ /openrisc/trunk/or1ksim/configure&lt;br /&gt;~ /openrisc/trunk/or1ksim/configure.ac&lt;br /&gt;~ /openrisc/trunk/or1ksim/cpu/common/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/cpu/dlx/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/cpu/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/cpu/or1k/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/cpu/or1k/spr-defs.h&lt;br /&gt;~ /openrisc/trunk/or1ksim/cpu/or1k/sprs.c&lt;br /&gt;~ /openrisc/trunk/or1ksim/cpu/or32/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/cuc/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/debug/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/doc/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/doc/or1ksim.info&lt;br /&gt;~ /openrisc/trunk/or1ksim/doc/or1ksim.texi&lt;br /&gt;~ /openrisc/trunk/or1ksim/doc/version.texi&lt;br /&gt;~ /openrisc/trunk/or1ksim/libtoplevel.c&lt;br /&gt;~ /openrisc/trunk/or1ksim/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/mmu/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/NEWS&lt;br /&gt;~ /openrisc/trunk/or1ksim/peripheral/channels/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/peripheral/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/pic/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/pic/pic.c&lt;br /&gt;~ /openrisc/trunk/or1ksim/pm/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/port/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/sim-config.c&lt;br /&gt;~ /openrisc/trunk/or1ksim/sim-config.h&lt;br /&gt;~ /openrisc/trunk/or1ksim/softfloat/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/support/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/ChangeLog&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/config/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/lib/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/libsim.tests/int-edge.exp&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/libsim.tests/int-level.exp&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/libsim.tests/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/or1ksim.tests/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/README&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/aclocal.m4&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/acv-gpio/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/acv-uart/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/basic/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/cache/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/cbasic/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/cfg/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/ChangeLog&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/configure&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/configure.ac&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/dhry/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/dmatest/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/eth/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/except-test/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/except/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/exit/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/ext/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/fbtest/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/flag/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/fp/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/functest/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/inst-set-test/Makefile.in&lt;br /&gt;- /openrisc/trunk/or1ksim/testsuite/test-code-or1k/int-logger/int-logger-edge.c&lt;br /&gt;- /openrisc/trunk/or1ksim/testsuite/test-code-or1k/int-logger/int-logger-level.c&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/int-logger/Makefile.am&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/int-logger/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/int-test/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/kbdtest/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/local-global/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/loop/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-async/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-common/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-dram/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-ssram/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-sync/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mem-test/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mmu/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mul/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mycompress/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/support/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/support/spr-defs.h&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/testfloat/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/tick/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/uos/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/upcalls/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code/lib-iftest/Makefile.in&lt;br /&gt;- /openrisc/trunk/or1ksim/testsuite/test-code/lib-inttest/lib-inttest-edge.c&lt;br /&gt;- /openrisc/trunk/or1ksim/testsuite/test-code/lib-inttest/lib-inttest-level.c&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code/lib-inttest/Makefile.am&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code/lib-inttest/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code/lib-jtag/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code/lib-upcalls/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/tick/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/vapi/Makefile.in&lt;br /&gt;</description>
            <author>jeremybennett</author>
            <pubDate>Thu, 25 Nov 2010 15:29:36 +0100</pubDate>
            <guid>https://opencores.org/websvn//websvn/revision?repname=openrisc&amp;path=%2Fopenrisc%2Ftrunk%2For1ksim%2Ftestsuite%2Ftest-code-or1k%2Fbasic%2F&amp;rev=432</guid>
        </item>
        <item>
            <title>or1ksim - adding preliminary PHY emulation to ethernet peripheral.</title>
            <link>https://opencores.org/websvn//websvn/revision?repname=openrisc&amp;path=%2Fopenrisc%2Ftrunk%2For1ksim%2Ftestsuite%2Ftest-code-or1k%2Fbasic%2F&amp;rev=428</link>
            <description>&lt;div&gt;&lt;strong&gt;Rev 428 - julius&lt;/strong&gt; (83 file(s) modified)&lt;/div&gt;&lt;div&gt;or1ksim - adding preliminary PHY emulation to ethernet peripheral.&lt;/div&gt;~ /openrisc/trunk/or1ksim/aclocal.m4&lt;br /&gt;~ /openrisc/trunk/or1ksim/argtable2/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/autom4te.cache/output.0&lt;br /&gt;~ /openrisc/trunk/or1ksim/autom4te.cache/output.1&lt;br /&gt;~ /openrisc/trunk/or1ksim/autom4te.cache/traces.0&lt;br /&gt;~ /openrisc/trunk/or1ksim/autom4te.cache/traces.1&lt;br /&gt;~ /openrisc/trunk/or1ksim/bpb/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/cache/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/ChangeLog&lt;br /&gt;~ /openrisc/trunk/or1ksim/configure&lt;br /&gt;~ /openrisc/trunk/or1ksim/cpu/common/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/cpu/dlx/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/cpu/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/cpu/or1k/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/cpu/or32/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/cuc/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/debug/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/doc/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/doc/or1ksim.texi&lt;br /&gt;~ /openrisc/trunk/or1ksim/doc/version.texi&lt;br /&gt;~ /openrisc/trunk/or1ksim/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/mmu/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/peripheral/channels/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/peripheral/eth.c&lt;br /&gt;~ /openrisc/trunk/or1ksim/peripheral/eth.h&lt;br /&gt;~ /openrisc/trunk/or1ksim/peripheral/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/pic/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/pm/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/port/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/softfloat/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/support/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/config/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/lib/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/libsim.tests/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/or1ksim.tests/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/aclocal.m4&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/acv-gpio/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/acv-uart/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/basic/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/cache/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/cbasic/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/cfg/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/configure&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/dhry/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/dmatest/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/eth/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/except-test/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/except/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/exit/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/ext/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/fbtest/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/flag/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/fp/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/functest/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/inst-set-test/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/int-logger/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/int-test/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/kbdtest/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/local-global/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/loop/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-async/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-common/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-dram/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-ssram/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-sync/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mem-test/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mmu/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mul/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mycompress/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/support/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/testfloat/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/tick/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/uos/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/upcalls/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code/lib-iftest/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code/lib-inttest/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code/lib-jtag/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code/lib-upcalls/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/tick/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/vapi/Makefile.in&lt;br /&gt;</description>
            <author>julius</author>
            <pubDate>Fri, 19 Nov 2010 19:38:03 +0100</pubDate>
            <guid>https://opencores.org/websvn//websvn/revision?repname=openrisc&amp;path=%2Fopenrisc%2Ftrunk%2For1ksim%2Ftestsuite%2Ftest-code-or1k%2Fbasic%2F&amp;rev=428</guid>
        </item>
        <item>
            <title>Changes to support Or1ksim 0.5.0rc1

Top level changes:

	* config.h.in: Regenerated.
	* debug. ...</title>
            <link>https://opencores.org/websvn//websvn/revision?repname=openrisc&amp;path=%2Fopenrisc%2Ftrunk%2For1ksim%2Ftestsuite%2Ftest-code-or1k%2Fbasic%2F&amp;rev=346</link>
            <description>&lt;div&gt;&lt;strong&gt;Rev 346 - jeremybennett&lt;/strong&gt; (102 file(s) modified)&lt;/div&gt;&lt;div&gt;Changes to support Or1ksim 0.5.0rc1&lt;br /&gt;
&lt;br /&gt;
Top level changes:&lt;br /&gt;
&lt;br /&gt;
	* config.h.in: Regenerated.&lt;br /&gt;
	* debug.cfg, ...&lt;/div&gt;~ /openrisc/trunk/or1ksim/aclocal.m4&lt;br /&gt;~ /openrisc/trunk/or1ksim/argtable2/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/bpb/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/cache/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/ChangeLog&lt;br /&gt;~ /openrisc/trunk/or1ksim/config.h.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/configure&lt;br /&gt;~ /openrisc/trunk/or1ksim/configure.ac&lt;br /&gt;~ /openrisc/trunk/or1ksim/cpu/common/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/cpu/dlx/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/cpu/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/cpu/or1k/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/cpu/or32/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/cuc/Makefile.in&lt;br /&gt;- /openrisc/trunk/or1ksim/debug.cfg&lt;br /&gt;~ /openrisc/trunk/or1ksim/debug/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/doc/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/doc/or1ksim.info&lt;br /&gt;~ /openrisc/trunk/or1ksim/doc/or1ksim.texi&lt;br /&gt;~ /openrisc/trunk/or1ksim/doc/version.texi&lt;br /&gt;~ /openrisc/trunk/or1ksim/Makefile.am&lt;br /&gt;~ /openrisc/trunk/or1ksim/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/mmu/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/NEWS&lt;br /&gt;~ /openrisc/trunk/or1ksim/or1ksim.h&lt;br /&gt;~ /openrisc/trunk/or1ksim/peripheral/channels/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/peripheral/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/pic/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/pm/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/port/Makefile.in&lt;br /&gt;- /openrisc/trunk/or1ksim/rsp.cfg&lt;br /&gt;~ /openrisc/trunk/or1ksim/sim-config.c&lt;br /&gt;~ /openrisc/trunk/or1ksim/sim.cfg&lt;br /&gt;~ /openrisc/trunk/or1ksim/softfloat/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/support/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/ChangeLog&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/config/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/lib/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/libsim.tests/int-edge.exp&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/libsim.tests/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/or1ksim.tests/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/aclocal.m4&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/acv-gpio/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/acv-uart/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/basic/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/cache/cache-asm.S&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/cache/cache.c&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/cache/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/cbasic/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/cfg/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/ChangeLog&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/config.h.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/configure&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/configure.ac&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/dhry/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/dmatest/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/eth/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/except-test/except-test-s.S&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/except-test/except-test.c&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/except-test/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/except/except.S&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/except/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/exit/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/ext/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/fbtest/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/flag/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/fp/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/functest/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/inst-set-test/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/int-logger/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/int-test/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/kbdtest/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/local-global/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/loop/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-async/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-common/except-mc.S&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-common/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-dram/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-ssram/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-sync/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mem-test/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mmu/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mmu/mmu-asm.S&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mmu/mmu.c&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mul/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mycompress/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/support/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/testfloat/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/testfloat/systfloat.S&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/tick/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/uos/except-or32.S&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/uos/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/upcalls/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code/lib-iftest/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code/lib-inttest/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code/lib-jtag/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code/lib-upcalls/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/tick/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/vapi/Makefile.in&lt;br /&gt;</description>
            <author>jeremybennett</author>
            <pubDate>Tue, 07 Sep 2010 11:55:53 +0100</pubDate>
            <guid>https://opencores.org/websvn//websvn/revision?repname=openrisc&amp;path=%2Fopenrisc%2Ftrunk%2For1ksim%2Ftestsuite%2Ftest-code-or1k%2Fbasic%2F&amp;rev=346</guid>
        </item>
        <item>
            <title>Terminate execution on NOP_EXIT, even if debugging, add support for ...</title>
            <link>https://opencores.org/websvn//websvn/revision?repname=openrisc&amp;path=%2Fopenrisc%2Ftrunk%2For1ksim%2Ftestsuite%2Ftest-code-or1k%2Fbasic%2F&amp;rev=236</link>
            <description>&lt;div&gt;&lt;strong&gt;Rev 236 - jeremybennett&lt;/strong&gt; (89 file(s) modified)&lt;/div&gt;&lt;div&gt;Terminate execution on NOP_EXIT, even if debugging, add support for ...&lt;/div&gt;~ /openrisc/trunk/or1ksim/aclocal.m4&lt;br /&gt;~ /openrisc/trunk/or1ksim/argtable2/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/bpb/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/cache/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/ChangeLog&lt;br /&gt;~ /openrisc/trunk/or1ksim/config.h.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/configure&lt;br /&gt;~ /openrisc/trunk/or1ksim/configure.ac&lt;br /&gt;~ /openrisc/trunk/or1ksim/cpu/common/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/cpu/dlx/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/cpu/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/cpu/or1k/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/cpu/or32/insnset.c&lt;br /&gt;~ /openrisc/trunk/or1ksim/cpu/or32/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/cuc/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/debug/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/debug/rsp-server.c&lt;br /&gt;~ /openrisc/trunk/or1ksim/doc/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/doc/or1ksim.info&lt;br /&gt;~ /openrisc/trunk/or1ksim/doc/version.texi&lt;br /&gt;~ /openrisc/trunk/or1ksim/libtoplevel.c&lt;br /&gt;~ /openrisc/trunk/or1ksim/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/mmu/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/peripheral/channels/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/peripheral/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/pic/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/pm/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/port/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/softfloat/host.h&lt;br /&gt;~ /openrisc/trunk/or1ksim/softfloat/Makefile.am&lt;br /&gt;~ /openrisc/trunk/or1ksim/softfloat/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/softfloat/README&lt;br /&gt;~ /openrisc/trunk/or1ksim/softfloat/softfloat-macros&lt;br /&gt;~ /openrisc/trunk/or1ksim/support/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/config/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/lib/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/libsim.tests/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/or1ksim.tests/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/aclocal.m4&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/acv-gpio/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/acv-uart/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/basic/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/cache/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/cbasic/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/cfg/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/ChangeLog&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/config.h.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/configure&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/configure.ac&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/dhry/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/dmatest/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/eth/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/except-test/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/except/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/exit/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/ext/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/fbtest/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/flag/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/fp/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/functest/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/inst-set-test/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/int-logger/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/int-test/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/kbdtest/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/local-global/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/loop/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-async/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-common/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-dram/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-ssram/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-sync/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mem-test/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mmu/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mul/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mycompress/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/support/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/testfloat/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/tick/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/uos/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/upcalls/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code/lib-iftest/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code/lib-inttest/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code/lib-jtag/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code/lib-upcalls/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/tick/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/vapi/Makefile.in&lt;br /&gt;</description>
            <author>jeremybennett</author>
            <pubDate>Wed, 04 Aug 2010 16:24:21 +0100</pubDate>
            <guid>https://opencores.org/websvn//websvn/revision?repname=openrisc&amp;path=%2Fopenrisc%2Ftrunk%2For1ksim%2Ftestsuite%2Ftest-code-or1k%2Fbasic%2F&amp;rev=236</guid>
        </item>
        <item>
            <title>Removed support for old OpenRISC JTAG Remote Protocol.</title>
            <link>https://opencores.org/websvn//websvn/revision?repname=openrisc&amp;path=%2Fopenrisc%2Ftrunk%2For1ksim%2Ftestsuite%2Ftest-code-or1k%2Fbasic%2F&amp;rev=235</link>
            <description>&lt;div&gt;&lt;strong&gt;Rev 235 - jeremybennett&lt;/strong&gt; (93 file(s) modified)&lt;/div&gt;&lt;div&gt;Removed support for old OpenRISC JTAG Remote Protocol.&lt;/div&gt;~ /openrisc/trunk/or1ksim/aclocal.m4&lt;br /&gt;~ /openrisc/trunk/or1ksim/argtable2/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/bpb/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/cache/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/ChangeLog&lt;br /&gt;~ /openrisc/trunk/or1ksim/config.h.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/configure&lt;br /&gt;~ /openrisc/trunk/or1ksim/cpu/common/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/cpu/dlx/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/cpu/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/cpu/or1k/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/cpu/or32/execute.c&lt;br /&gt;~ /openrisc/trunk/or1ksim/cpu/or32/insnset.c&lt;br /&gt;~ /openrisc/trunk/or1ksim/cpu/or32/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/cuc/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/debug/debug-unit.c&lt;br /&gt;- /openrisc/trunk/or1ksim/debug/gdbcomm.c&lt;br /&gt;- /openrisc/trunk/or1ksim/debug/gdbcomm.h&lt;br /&gt;~ /openrisc/trunk/or1ksim/debug/Makefile.am&lt;br /&gt;~ /openrisc/trunk/or1ksim/debug/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/doc/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/doc/or1ksim.info&lt;br /&gt;~ /openrisc/trunk/or1ksim/doc/or1ksim.texi&lt;br /&gt;~ /openrisc/trunk/or1ksim/doc/version.texi&lt;br /&gt;~ /openrisc/trunk/or1ksim/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/mmu/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/peripheral/channels/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/peripheral/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/pic/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/pm/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/port/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/sim-cmd.c&lt;br /&gt;~ /openrisc/trunk/or1ksim/sim-config.c&lt;br /&gt;~ /openrisc/trunk/or1ksim/sim-config.h&lt;br /&gt;~ /openrisc/trunk/or1ksim/softfloat/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/support/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/ChangeLog&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/config/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/lib/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/libsim.tests/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/or1ksim.tests/eth.cfg&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/or1ksim.tests/kbdtest.cfg&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/or1ksim.tests/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/aclocal.m4&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/acv-gpio/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/acv-uart/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/basic/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/cache/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/cbasic/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/cfg/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/config.h.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/configure&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/dhry/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/dmatest/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/eth/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/except-test/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/except/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/exit/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/ext/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/fbtest/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/flag/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/fp/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/functest/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/inst-set-test/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/int-logger/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/int-test/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/kbdtest/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/local-global/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/loop/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-async/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-common/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-dram/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-ssram/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-sync/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mem-test/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mmu/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mul/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mycompress/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/support/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/testfloat/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/tick/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/uos/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/upcalls/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code/lib-iftest/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code/lib-inttest/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code/lib-jtag/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code/lib-upcalls/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/tick/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/toplevel-support.c&lt;br /&gt;~ /openrisc/trunk/or1ksim/vapi/Makefile.in&lt;br /&gt;</description>
            <author>jeremybennett</author>
            <pubDate>Wed, 04 Aug 2010 11:42:24 +0100</pubDate>
            <guid>https://opencores.org/websvn//websvn/revision?repname=openrisc&amp;path=%2Fopenrisc%2Ftrunk%2For1ksim%2Ftestsuite%2Ftest-code-or1k%2Fbasic%2F&amp;rev=235</guid>
        </item>
        <item>
            <title>Minor tidy ups. DOS end of line chars fixed.</title>
            <link>https://opencores.org/websvn//websvn/revision?repname=openrisc&amp;path=%2Fopenrisc%2Ftrunk%2For1ksim%2Ftestsuite%2Ftest-code-or1k%2Fbasic%2F&amp;rev=234</link>
            <description>&lt;div&gt;&lt;strong&gt;Rev 234 - jeremybennett&lt;/strong&gt; (115 file(s) modified)&lt;/div&gt;&lt;div&gt;Minor tidy ups. DOS end of line chars fixed.&lt;/div&gt;~ /openrisc/trunk/or1ksim/aclocal.m4&lt;br /&gt;~ /openrisc/trunk/or1ksim/argtable2/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/bpb/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/cache/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/ChangeLog&lt;br /&gt;~ /openrisc/trunk/or1ksim/config.h.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/configure&lt;br /&gt;~ /openrisc/trunk/or1ksim/configure.ac&lt;br /&gt;~ /openrisc/trunk/or1ksim/cpu/common/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/cpu/dlx/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/cpu/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/cpu/or1k/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/cpu/or32/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/cuc/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/debug/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/doc/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/doc/or1ksim.info&lt;br /&gt;~ /openrisc/trunk/or1ksim/doc/version.texi&lt;br /&gt;~ /openrisc/trunk/or1ksim/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/mmu/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/peripheral/channels/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/peripheral/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/pic/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/pm/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/port/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/softfloat/host.h&lt;br /&gt;~ /openrisc/trunk/or1ksim/softfloat/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/softfloat/milieu.h&lt;br /&gt;~ /openrisc/trunk/or1ksim/softfloat/softfloat.c&lt;br /&gt;~ /openrisc/trunk/or1ksim/softfloat/softfloat.h&lt;br /&gt;~ /openrisc/trunk/or1ksim/support/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/ChangeLog&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/config/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/lib/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/libsim.tests/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/or1ksim.tests/Makefile.am&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/or1ksim.tests/Makefile.in&lt;br /&gt;- /openrisc/trunk/or1ksim/testsuite/or1ksim.tests/testfloat.cfg&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/or1ksim.tests/testfloat.exp&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/README&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/aclocal.m4&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/acv-gpio/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/acv-uart/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/basic/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/cache/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/cbasic/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/cfg/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/ChangeLog&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/config.h.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/configure&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/configure.ac&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/dhry/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/dmatest/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/eth/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/except-test/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/except/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/exit/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/ext/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/fbtest/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/flag/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/fp/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/functest/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/inst-set-test/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/int-logger/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/int-test/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/kbdtest/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/local-global/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/loop/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-async/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-common/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-dram/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-ssram/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-sync/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mem-test/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mmu/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mul/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mycompress/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/support/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/testfloat/fail.c&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/testfloat/fail.h&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/testfloat/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/testfloat/milieu.h&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/testfloat/random.c&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/testfloat/random.h&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/testfloat/slowfloat.c&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/testfloat/slowfloat.h&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/testfloat/softfloat.c&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/testfloat/softfloat.h&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/testfloat/systflags.c&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/testfloat/systflags.h&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/testfloat/systfloat.h&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/testfloat/systmodes.c&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/testfloat/systmodes.h&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/testfloat/testCases.c&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/testfloat/testCases.h&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/testfloat/testfloat.c&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/testfloat/testFunction.c&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/testfloat/testFunction.h&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/testfloat/testLoops.c&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/testfloat/testLoops.h&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/testfloat/testsoftfloat.c&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/testfloat/writeHex.c&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/testfloat/writeHex.h&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/tick/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/uos/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/upcalls/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code/lib-iftest/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code/lib-inttest/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code/lib-jtag/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code/lib-upcalls/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/tick/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/vapi/Makefile.in&lt;br /&gt;</description>
            <author>jeremybennett</author>
            <pubDate>Tue, 03 Aug 2010 10:10:12 +0100</pubDate>
            <guid>https://opencores.org/websvn//websvn/revision?repname=openrisc&amp;path=%2Fopenrisc%2Ftrunk%2For1ksim%2Ftestsuite%2Ftest-code-or1k%2Fbasic%2F&amp;rev=234</guid>
        </item>
        <item>
            <title>New softfloat FPU and testfloat sw for or1ksim</title>
            <link>https://opencores.org/websvn//websvn/revision?repname=openrisc&amp;path=%2Fopenrisc%2Ftrunk%2For1ksim%2Ftestsuite%2Ftest-code-or1k%2Fbasic%2F&amp;rev=233</link>
            <description>&lt;div&gt;&lt;strong&gt;Rev 233 - julius&lt;/strong&gt; (137 file(s) modified)&lt;/div&gt;&lt;div&gt;New softfloat FPU and testfloat sw for or1ksim&lt;/div&gt;~ /openrisc/trunk/or1ksim/aclocal.m4&lt;br /&gt;~ /openrisc/trunk/or1ksim/argtable2/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/autom4te.cache/output.0&lt;br /&gt;~ /openrisc/trunk/or1ksim/autom4te.cache/output.1&lt;br /&gt;~ /openrisc/trunk/or1ksim/autom4te.cache/traces.0&lt;br /&gt;~ /openrisc/trunk/or1ksim/autom4te.cache/traces.1&lt;br /&gt;~ /openrisc/trunk/or1ksim/bpb/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/cache/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/ChangeLog&lt;br /&gt;~ /openrisc/trunk/or1ksim/config.h.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/configure&lt;br /&gt;~ /openrisc/trunk/or1ksim/configure.ac&lt;br /&gt;~ /openrisc/trunk/or1ksim/cpu/common/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/cpu/dlx/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/cpu/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/cpu/or1k/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/cpu/or1k/spr-defs.h&lt;br /&gt;~ /openrisc/trunk/or1ksim/cpu/or32/execute.c&lt;br /&gt;~ /openrisc/trunk/or1ksim/cpu/or32/insnset.c&lt;br /&gt;~ /openrisc/trunk/or1ksim/cpu/or32/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/cuc/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/debug/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/doc/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/doc/or1ksim.info&lt;br /&gt;~ /openrisc/trunk/or1ksim/doc/version.texi&lt;br /&gt;~ /openrisc/trunk/or1ksim/Makefile.am&lt;br /&gt;~ /openrisc/trunk/or1ksim/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/mmu/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/peripheral/channels/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/peripheral/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/pic/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/pm/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/port/Makefile.in&lt;br /&gt;+ /openrisc/trunk/or1ksim/softfloat&lt;br /&gt;+ /openrisc/trunk/or1ksim/softfloat/host.h&lt;br /&gt;+ /openrisc/trunk/or1ksim/softfloat/Makefile.am&lt;br /&gt;+ /openrisc/trunk/or1ksim/softfloat/Makefile.in&lt;br /&gt;+ /openrisc/trunk/or1ksim/softfloat/milieu.h&lt;br /&gt;+ /openrisc/trunk/or1ksim/softfloat/README&lt;br /&gt;+ /openrisc/trunk/or1ksim/softfloat/softfloat-macros&lt;br /&gt;+ /openrisc/trunk/or1ksim/softfloat/softfloat-specialize&lt;br /&gt;+ /openrisc/trunk/or1ksim/softfloat/softfloat.c&lt;br /&gt;+ /openrisc/trunk/or1ksim/softfloat/softfloat.h&lt;br /&gt;~ /openrisc/trunk/or1ksim/support/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/config/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/lib/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/libsim.tests/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/or1ksim.tests/fp.cfg&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/or1ksim.tests/fp.exp&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/or1ksim.tests/Makefile.in&lt;br /&gt;+ /openrisc/trunk/or1ksim/testsuite/or1ksim.tests/testfloat.cfg&lt;br /&gt;+ /openrisc/trunk/or1ksim/testsuite/or1ksim.tests/testfloat.exp&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/aclocal.m4&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/acv-gpio/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/acv-uart/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/basic/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/cache/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/cbasic/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/cfg/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/config.h.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/configure&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/configure.ac&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/default.ld&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/dhry/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/dmatest/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/eth/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/except-test/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/except/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/exit/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/ext/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/fbtest/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/flag/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/fp/fp.S&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/fp/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/functest/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/inst-set-test/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/int-logger/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/int-test/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/kbdtest/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/local-global/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/loop/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/Makefile.am&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-async/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-common/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-dram/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-ssram/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-sync/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mem-test/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mmu/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mul/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mycompress/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/support/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/support/spr-defs.h&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/support/support.c&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/support/support.h&lt;br /&gt;+ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/testfloat&lt;br /&gt;+ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/testfloat/fail.c&lt;br /&gt;+ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/testfloat/fail.h&lt;br /&gt;+ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/testfloat/Makefile.am&lt;br /&gt;+ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/testfloat/Makefile.in&lt;br /&gt;+ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/testfloat/milieu.h&lt;br /&gt;+ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/testfloat/or1k-gcc.h&lt;br /&gt;+ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/testfloat/random.c&lt;br /&gt;+ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/testfloat/random.h&lt;br /&gt;+ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/testfloat/README&lt;br /&gt;+ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/testfloat/slowfloat.c&lt;br /&gt;+ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/testfloat/slowfloat.h&lt;br /&gt;+ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/testfloat/softfloat.c&lt;br /&gt;+ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/testfloat/softfloat.h&lt;br /&gt;+ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/testfloat/systflags.c&lt;br /&gt;+ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/testfloat/systflags.h&lt;br /&gt;+ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/testfloat/systfloat.h&lt;br /&gt;+ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/testfloat/systfloat.S&lt;br /&gt;+ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/testfloat/systmodes.c&lt;br /&gt;+ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/testfloat/systmodes.h&lt;br /&gt;+ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/testfloat/testCases.c&lt;br /&gt;+ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/testfloat/testCases.h&lt;br /&gt;+ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/testfloat/testfloat.c&lt;br /&gt;+ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/testfloat/testFunction.c&lt;br /&gt;+ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/testfloat/testFunction.h&lt;br /&gt;+ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/testfloat/testLoops.c&lt;br /&gt;+ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/testfloat/testLoops.h&lt;br /&gt;+ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/testfloat/testsoftfloat.c&lt;br /&gt;+ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/testfloat/writeHex.c&lt;br /&gt;+ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/testfloat/writeHex.h&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/tick/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/uos/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/upcalls/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code/lib-iftest/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code/lib-inttest/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code/lib-jtag/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code/lib-upcalls/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/tick/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/vapi/Makefile.in&lt;br /&gt;</description>
            <author>julius</author>
            <pubDate>Mon, 02 Aug 2010 23:25:25 +0100</pubDate>
            <guid>https://opencores.org/websvn//websvn/revision?repname=openrisc&amp;path=%2Fopenrisc%2Ftrunk%2For1ksim%2Ftestsuite%2Ftest-code-or1k%2Fbasic%2F&amp;rev=233</guid>
        </item>
        <item>
            <title>Adds exception handling to l.jalr and l.jr. Adds appropriate tests.</title>
            <link>https://opencores.org/websvn//websvn/revision?repname=openrisc&amp;path=%2Fopenrisc%2Ftrunk%2For1ksim%2Ftestsuite%2Ftest-code-or1k%2Fbasic%2F&amp;rev=121</link>
            <description>&lt;div&gt;&lt;strong&gt;Rev 121 - jeremybennett&lt;/strong&gt; (88 file(s) modified)&lt;/div&gt;&lt;div&gt;Adds exception handling to l.jalr and l.jr. Adds appropriate tests.&lt;/div&gt;~ /openrisc/trunk/or1ksim/aclocal.m4&lt;br /&gt;~ /openrisc/trunk/or1ksim/argtable2/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/bpb/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/cache/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/ChangeLog&lt;br /&gt;~ /openrisc/trunk/or1ksim/config.h.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/configure&lt;br /&gt;~ /openrisc/trunk/or1ksim/configure.ac&lt;br /&gt;~ /openrisc/trunk/or1ksim/cpu/common/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/cpu/dlx/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/cpu/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/cpu/or1k/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/cpu/or32/generate.c&lt;br /&gt;~ /openrisc/trunk/or1ksim/cpu/or32/insnset.c&lt;br /&gt;~ /openrisc/trunk/or1ksim/cpu/or32/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/cuc/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/debug/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/doc/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/doc/or1ksim.info&lt;br /&gt;~ /openrisc/trunk/or1ksim/doc/version.texi&lt;br /&gt;~ /openrisc/trunk/or1ksim/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/mmu/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/NEWS&lt;br /&gt;~ /openrisc/trunk/or1ksim/peripheral/channels/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/peripheral/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/pic/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/pm/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/port/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/support/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/ChangeLog&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/config/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/lib/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/libsim.tests/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/or1ksim.tests/inst-set-test.exp&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/or1ksim.tests/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/README&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/aclocal.m4&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/acv-gpio/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/acv-uart/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/basic/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/cache/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/cbasic/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/cfg/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/ChangeLog&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/config.h.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/configure&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/dhry/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/dmatest/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/eth/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/except-test/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/except/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/exit/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/ext/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/fbtest/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/flag/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/fp/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/functest/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/inst-set-test/inst-set-test.S&lt;br /&gt;+ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/inst-set-test/is-jump-test.S&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/inst-set-test/Makefile.am&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/inst-set-test/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/int-logger/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/int-test/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/kbdtest/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/local-global/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/loop/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-async/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-common/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-dram/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-ssram/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-sync/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mem-test/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mmu/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mul/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mycompress/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/support/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/tick/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/uos/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/upcalls/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code/lib-iftest/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code/lib-inttest/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code/lib-jtag/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code/lib-upcalls/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/tick/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/vapi/Makefile.in&lt;br /&gt;</description>
            <author>jeremybennett</author>
            <pubDate>Mon, 14 Jun 2010 18:01:01 +0100</pubDate>
            <guid>https://opencores.org/websvn//websvn/revision?repname=openrisc&amp;path=%2Fopenrisc%2Ftrunk%2For1ksim%2Ftestsuite%2Ftest-code-or1k%2Fbasic%2F&amp;rev=121</guid>
        </item>
        <item>
            <title>New tests of multiply. Improved tests of exception handling for ...</title>
            <link>https://opencores.org/websvn//websvn/revision?repname=openrisc&amp;path=%2Fopenrisc%2Ftrunk%2For1ksim%2Ftestsuite%2Ftest-code-or1k%2Fbasic%2F&amp;rev=118</link>
            <description>&lt;div&gt;&lt;strong&gt;Rev 118 - jeremybennett&lt;/strong&gt; (95 file(s) modified)&lt;/div&gt;&lt;div&gt;New tests of multiply. Improved tests of exception handling for ...&lt;/div&gt;~ /openrisc/trunk/or1ksim/aclocal.m4&lt;br /&gt;~ /openrisc/trunk/or1ksim/argtable2/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/bpb/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/cache/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/ChangeLog&lt;br /&gt;~ /openrisc/trunk/or1ksim/config.h.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/configure&lt;br /&gt;~ /openrisc/trunk/or1ksim/configure.ac&lt;br /&gt;~ /openrisc/trunk/or1ksim/cpu/common/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/cpu/dlx/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/cpu/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/cpu/or1k/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/cpu/or32/generate.c&lt;br /&gt;~ /openrisc/trunk/or1ksim/cpu/or32/insnset.c&lt;br /&gt;~ /openrisc/trunk/or1ksim/cpu/or32/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/cpu/or32/or32.c&lt;br /&gt;~ /openrisc/trunk/or1ksim/cuc/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/debug/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/doc/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/doc/or1ksim.info&lt;br /&gt;~ /openrisc/trunk/or1ksim/doc/version.texi&lt;br /&gt;~ /openrisc/trunk/or1ksim/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/mmu/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/NEWS&lt;br /&gt;~ /openrisc/trunk/or1ksim/peripheral/channels/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/peripheral/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/pic/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/pm/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/port/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/support/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/ChangeLog&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/config/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/lib/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/libsim.tests/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/or1ksim.tests/inst-set-test.exp&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/or1ksim.tests/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/README&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/aclocal.m4&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/acv-gpio/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/acv-uart/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/basic/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/cache/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/cbasic/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/cfg/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/ChangeLog&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/config.h.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/configure&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/dhry/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/dmatest/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/eth/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/except-test/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/except/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/exit/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/ext/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/fbtest/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/flag/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/fp/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/functest/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/inst-set-test/inst-set-test.h&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/inst-set-test/inst-set-test.S&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/inst-set-test/is-add-test.S&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/inst-set-test/is-div-test.S&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/inst-set-test/is-find-test.S&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/inst-set-test/is-lws-test.S&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/inst-set-test/is-mac-test.S&lt;br /&gt;+ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/inst-set-test/is-mul-test.S&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/inst-set-test/Makefile.am&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/inst-set-test/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/int-logger/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/int-test/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/kbdtest/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/local-global/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/loop/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-async/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-common/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-dram/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-ssram/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-sync/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mem-test/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mmu/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mul/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mycompress/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/support/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/tick/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/uos/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/upcalls/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code/lib-iftest/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code/lib-inttest/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code/lib-jtag/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code/lib-upcalls/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/tick/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/vapi/Makefile.in&lt;br /&gt;</description>
            <author>jeremybennett</author>
            <pubDate>Sun, 13 Jun 2010 21:07:24 +0100</pubDate>
            <guid>https://opencores.org/websvn//websvn/revision?repname=openrisc&amp;path=%2Fopenrisc%2Ftrunk%2For1ksim%2Ftestsuite%2Ftest-code-or1k%2Fbasic%2F&amp;rev=118</guid>
        </item>
        <item>
            <title>ChangeLog updated for floating point support. Fixed bug in generic ...</title>
            <link>https://opencores.org/websvn//websvn/revision?repname=openrisc&amp;path=%2Fopenrisc%2Ftrunk%2For1ksim%2Ftestsuite%2Ftest-code-or1k%2Fbasic%2F&amp;rev=101</link>
            <description>&lt;div&gt;&lt;strong&gt;Rev 101 - jeremybennett&lt;/strong&gt; (79 file(s) modified)&lt;/div&gt;&lt;div&gt;ChangeLog updated for floating point support. Fixed bug in generic ...&lt;/div&gt;~ /openrisc/trunk/or1ksim/aclocal.m4&lt;br /&gt;~ /openrisc/trunk/or1ksim/argtable2/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/bpb/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/cache/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/ChangeLog&lt;br /&gt;~ /openrisc/trunk/or1ksim/config.h.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/configure&lt;br /&gt;~ /openrisc/trunk/or1ksim/configure.ac&lt;br /&gt;~ /openrisc/trunk/or1ksim/cpu/common/abstract.c&lt;br /&gt;~ /openrisc/trunk/or1ksim/cpu/common/labels.c&lt;br /&gt;~ /openrisc/trunk/or1ksim/cpu/common/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/cpu/dlx/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/cpu/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/cpu/or1k/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/cpu/or32/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/cuc/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/debug/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/doc/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/doc/or1ksim.texi&lt;br /&gt;~ /openrisc/trunk/or1ksim/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/mmu/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/peripheral/channels/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/peripheral/generic.c&lt;br /&gt;~ /openrisc/trunk/or1ksim/peripheral/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/pic/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/pm/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/port/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/support/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/config/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/lib/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/libsim.tests/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/or1ksim.tests/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/aclocal.m4&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/acv-gpio/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/acv-uart/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/basic/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/cache/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/cbasic/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/cfg/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/config.h.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/configure&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/dhry/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/dmatest/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/eth/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/except-test/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/except/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/exit/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/ext/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/fbtest/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/flag/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/functest/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/inst-set-test/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/int-logger/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/int-test/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/kbdtest/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/local-global/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/loop/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-async/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-common/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-dram/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-ssram/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-sync/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mem-test/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mmu/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mul/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mycompress/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/support/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/tick/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/uos/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/upcalls/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code/lib-iftest/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code/lib-inttest/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code/lib-jtag/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code/lib-upcalls/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/tick/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/vapi/Makefile.in&lt;br /&gt;</description>
            <author>jeremybennett</author>
            <pubDate>Tue, 25 May 2010 16:27:58 +0100</pubDate>
            <guid>https://opencores.org/websvn//websvn/revision?repname=openrisc&amp;path=%2Fopenrisc%2Ftrunk%2For1ksim%2Ftestsuite%2Ftest-code-or1k%2Fbasic%2F&amp;rev=101</guid>
        </item>
        <item>
            <title>Comprehensive testing of the library JTAG interface. Updates to the ...</title>
            <link>https://opencores.org/websvn//websvn/revision?repname=openrisc&amp;path=%2Fopenrisc%2Ftrunk%2For1ksim%2Ftestsuite%2Ftest-code-or1k%2Fbasic%2F&amp;rev=98</link>
            <description>&lt;div&gt;&lt;strong&gt;Rev 98 - jeremybennett&lt;/strong&gt; (105 file(s) modified)&lt;/div&gt;&lt;div&gt;Comprehensive testing of the library JTAG interface. Updates to the ...&lt;/div&gt;~ /openrisc/trunk/or1ksim/aclocal.m4&lt;br /&gt;~ /openrisc/trunk/or1ksim/argtable2/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/bpb/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/cache/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/ChangeLog&lt;br /&gt;~ /openrisc/trunk/or1ksim/config.h.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/configure&lt;br /&gt;~ /openrisc/trunk/or1ksim/configure.ac&lt;br /&gt;~ /openrisc/trunk/or1ksim/cpu/common/abstract.c&lt;br /&gt;~ /openrisc/trunk/or1ksim/cpu/common/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/cpu/dlx/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/cpu/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/cpu/or1k/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/cpu/or1k/sprs.c&lt;br /&gt;~ /openrisc/trunk/or1ksim/cpu/or32/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/cuc/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/debug/jtag.c&lt;br /&gt;~ /openrisc/trunk/or1ksim/debug/jtag.h&lt;br /&gt;~ /openrisc/trunk/or1ksim/debug/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/doc/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/doc/or1ksim.info&lt;br /&gt;~ /openrisc/trunk/or1ksim/doc/or1ksim.texi&lt;br /&gt;~ /openrisc/trunk/or1ksim/doc/version.texi&lt;br /&gt;~ /openrisc/trunk/or1ksim/libtoplevel.c&lt;br /&gt;~ /openrisc/trunk/or1ksim/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/mmu/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/or1ksim.h&lt;br /&gt;~ /openrisc/trunk/or1ksim/peripheral/channels/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/peripheral/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/peripheral/mc.c&lt;br /&gt;~ /openrisc/trunk/or1ksim/pic/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/pm/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/port/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/sim-config.h&lt;br /&gt;~ /openrisc/trunk/or1ksim/support/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/ChangeLog&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/config/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/lib/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/libsim.tests/default.cfg&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/libsim.tests/jtag-basic.exp&lt;br /&gt;- /openrisc/trunk/or1ksim/testsuite/libsim.tests/jtag-full.exp&lt;br /&gt;+ /openrisc/trunk/or1ksim/testsuite/libsim.tests/jtag-go-command-read.exp&lt;br /&gt;+ /openrisc/trunk/or1ksim/testsuite/libsim.tests/jtag-go-command-write.exp&lt;br /&gt;+ /openrisc/trunk/or1ksim/testsuite/libsim.tests/jtag-read-command.exp&lt;br /&gt;+ /openrisc/trunk/or1ksim/testsuite/libsim.tests/jtag-read-control.exp&lt;br /&gt;+ /openrisc/trunk/or1ksim/testsuite/libsim.tests/jtag-select-module.exp&lt;br /&gt;+ /openrisc/trunk/or1ksim/testsuite/libsim.tests/jtag-write-command.exp&lt;br /&gt;+ /openrisc/trunk/or1ksim/testsuite/libsim.tests/jtag-write-control.exp&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/libsim.tests/Makefile.am&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/libsim.tests/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/or1ksim.tests/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/README&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/aclocal.m4&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/acv-gpio/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/acv-uart/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/basic/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/cache/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/cbasic/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/cfg/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/ChangeLog&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/config.h.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/configure&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/dhry/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/dmatest/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/eth/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/except-test/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/except/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/exit/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/ext/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/fbtest/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/flag/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/functest/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/inst-set-test/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/int-logger/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/int-test/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/kbdtest/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/local-global/Makefile.in&lt;br /&gt;+ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/loop/loop-init.c&lt;br /&gt;+ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/loop/loop-report.c&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/loop/Makefile.am&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/loop/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-async/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-common/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-dram/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-ssram/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-sync/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mem-test/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mmu/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mul/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mycompress/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/support/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/tick/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/uos/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/upcalls/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code/lib-iftest/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code/lib-inttest/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code/lib-jtag/lib-jtag-full.c&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code/lib-jtag/lib-jtag.c&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code/lib-jtag/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code/lib-upcalls/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/tick/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/vapi/Makefile.in&lt;br /&gt;</description>
            <author>jeremybennett</author>
            <pubDate>Wed, 19 May 2010 15:09:42 +0100</pubDate>
            <guid>https://opencores.org/websvn//websvn/revision?repname=openrisc&amp;path=%2Fopenrisc%2Ftrunk%2For1ksim%2Ftestsuite%2Ftest-code-or1k%2Fbasic%2F&amp;rev=98</guid>
        </item>
        <item>
            <title>Updates to test the new JTAG library interface (not yet ...</title>
            <link>https://opencores.org/websvn//websvn/revision?repname=openrisc&amp;path=%2Fopenrisc%2Ftrunk%2For1ksim%2Ftestsuite%2Ftest-code-or1k%2Fbasic%2F&amp;rev=97</link>
            <description>&lt;div&gt;&lt;strong&gt;Rev 97 - jeremybennett&lt;/strong&gt; (89 file(s) modified)&lt;/div&gt;&lt;div&gt;Updates to test the new JTAG library interface (not yet ...&lt;/div&gt;~ /openrisc/trunk/or1ksim/aclocal.m4&lt;br /&gt;~ /openrisc/trunk/or1ksim/argtable2/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/bpb/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/cache/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/ChangeLog&lt;br /&gt;~ /openrisc/trunk/or1ksim/config.h.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/configure&lt;br /&gt;~ /openrisc/trunk/or1ksim/configure.ac&lt;br /&gt;~ /openrisc/trunk/or1ksim/cpu/common/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/cpu/dlx/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/cpu/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/cpu/or1k/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/cpu/or32/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/cuc/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/debug/jtag.c&lt;br /&gt;~ /openrisc/trunk/or1ksim/debug/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/doc/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/libtoplevel.c&lt;br /&gt;~ /openrisc/trunk/or1ksim/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/mmu/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/peripheral/channels/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/peripheral/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/pic/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/pm/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/port/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/support/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/ChangeLog&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/config/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/lib/Makefile.in&lt;br /&gt;+ /openrisc/trunk/or1ksim/testsuite/libsim.tests/jtag-basic.exp&lt;br /&gt;+ /openrisc/trunk/or1ksim/testsuite/libsim.tests/jtag-full.exp&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/libsim.tests/Makefile.am&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/libsim.tests/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/libsim.tests/upcalls.cfg&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/or1ksim.tests/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/README&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/aclocal.m4&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/acv-gpio/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/acv-uart/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/basic/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/cache/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/cbasic/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/cfg/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/config.h.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/configure&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/dhry/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/dmatest/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/eth/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/except-test/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/except/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/exit/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/ext/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/fbtest/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/flag/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/functest/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/inst-set-test/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/int-logger/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/int-test/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/kbdtest/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/local-global/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/loop/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-async/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-common/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-dram/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-ssram/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-sync/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mem-test/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mmu/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mul/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mycompress/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/support/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/tick/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/uos/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/upcalls/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code/lib-iftest/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code/lib-inttest/Makefile.in&lt;br /&gt;+ /openrisc/trunk/or1ksim/testsuite/test-code/lib-jtag&lt;br /&gt;+ /openrisc/trunk/or1ksim/testsuite/test-code/lib-jtag/lib-jtag-full.c&lt;br /&gt;+ /openrisc/trunk/or1ksim/testsuite/test-code/lib-jtag/lib-jtag.c&lt;br /&gt;+ /openrisc/trunk/or1ksim/testsuite/test-code/lib-jtag/Makefile.am&lt;br /&gt;+ /openrisc/trunk/or1ksim/testsuite/test-code/lib-jtag/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code/lib-upcalls/lib-upcalls.c&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code/lib-upcalls/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code/Makefile.am&lt;br /&gt;~ /openrisc/trunk/or1ksim/testsuite/test-code/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/tick/Makefile.in&lt;br /&gt;~ /openrisc/trunk/or1ksim/vapi/Makefile.in&lt;br /&gt;</description>
            <author>jeremybennett</author>
            <pubDate>Wed, 05 May 2010 09:07:45 +0100</pubDate>
            <guid>https://opencores.org/websvn//websvn/revision?repname=openrisc&amp;path=%2Fopenrisc%2Ftrunk%2For1ksim%2Ftestsuite%2Ftest-code-or1k%2Fbasic%2F&amp;rev=97</guid>
        </item>
    </channel>
</rss>

        </div>

                
        <div style="clear: both; margin-left: 200px;">
            <ins
                class="adsbygoogle"
                style="display:inline-block;width:728px;height:90px"
                data-ad-client="ca-pub-8561717607970465"
                data-ad-slot="4128044249"></ins>
            <script type="text/javascript">(adsbygoogle = window.adsbygoogle || []).push({});</script>
        </div>
        
            </div>
    <div class="bot">
        &copy; copyright 1999-2026
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores&reg;, registered trademark.
    </div>
</div>

<!-- Old browser warning -->
<script type="text/javascript">
  if (!('borderImage' in document.createElement('div').style)) {
    var div = document.getElementById('old-browser-warning')
    div.innerHTML = '<b>Your browser is out-of-date!</b>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Update your browser to view this website correctly.'
    div.setAttribute('style', 'background-color: red; border-bottom: 2px solid black; margin: 0 -12px 12px -12px; padding: 12px; text-align: center;')
  }
</script>
<!-- /Old browser warning -->
<!-- Google search -->
<script type="text/javascript" src="//www.google.com/jsapi"></script>
<script type="text/javascript">google.load("elements", "1", {packages: "transliteration"});</script>
<script type="text/javascript" src="//www.google.com/coop/cse/t13n?form=cse-search-box&amp;t13n_langs=en"></script>
<script type="text/javascript" src="//www.google.com/coop/cse/brand?form=cse-search-box&amp;lang=en"></script>
<!-- /Google search -->

</body>
</html>