OpenCores

URL https://opencores.org/ocsvn/xulalx25soc/xulalx25soc/trunk

Error creating feed file, please check write permissions.
xulalx25soc WebSVN RSS feed - xulalx25soc https://opencores.org/websvn//websvn/listing?repname=xulalx25soc&path=%2Fxulalx25soc%2Ftrunk%2F& Wed, 24 Jun 2026 15:58:18 +0100 FeedCreator 1.7.2 Lots of changes. The biggest are to the CPU: ... https://opencores.org/websvn//websvn/revision?repname=xulalx25soc&path=%2Fxulalx25soc%2Ftrunk%2F&rev=118 <div><strong>Rev 118 - dgisselq</strong> (15 file(s) modified)</div><div>Lots of changes. The biggest are to the CPU: ...</div>~ /xulalx25soc/trunk/bench/cpp/busmaster_tb.cpp<br />~ /xulalx25soc/trunk/rtl/cpu/busdelay.v<br />~ /xulalx25soc/trunk/rtl/cpu/cpudefs.v<br />~ /xulalx25soc/trunk/rtl/cpu/cpuops.v<br />~ /xulalx25soc/trunk/rtl/cpu/div.v<br />~ /xulalx25soc/trunk/rtl/cpu/idecode.v<br />~ /xulalx25soc/trunk/rtl/cpu/pfcache.v<br />~ /xulalx25soc/trunk/rtl/cpu/pipemem.v<br />~ /xulalx25soc/trunk/rtl/cpu/wbdmac.v<br />~ /xulalx25soc/trunk/rtl/cpu/zipbones.v<br />~ /xulalx25soc/trunk/rtl/cpu/zipcpu.v<br />~ /xulalx25soc/trunk/rtl/cpu/zipsystem.v<br />~ /xulalx25soc/trunk/sw/zipstate.cpp<br />~ /xulalx25soc/trunk/xilinx/toplevel.bit<br />~ /xulalx25soc/trunk/xula.ucf<br /> dgisselq Fri, 11 Nov 2016 13:19:38 +0100 https://opencores.org/websvn//websvn/revision?repname=xulalx25soc&path=%2Fxulalx25soc%2Ftrunk%2F&rev=118 Updates, to include new README and bench/cpp/Makefile that doesnt depend ... https://opencores.org/websvn//websvn/revision?repname=xulalx25soc&path=%2Fxulalx25soc%2Ftrunk%2F&rev=117 <div><strong>Rev 117 - dgisselq</strong> (21 file(s) modified)</div><div>Updates, to include new README and bench/cpp/Makefile that doesnt depend ...</div>~ /xulalx25soc/trunk/bench/cpp/busmaster_tb.cpp<br />~ /xulalx25soc/trunk/bench/cpp/Makefile<br />- /xulalx25soc/trunk/bench/cpp/pipecmdr.cpp<br />~ /xulalx25soc/trunk/doc/wishbone.html<br />~ /xulalx25soc/trunk/Makefile<br />+ /xulalx25soc/trunk/README.md<br />- /xulalx25soc/trunk/rtl/builddate.v<br />~ /xulalx25soc/trunk/rtl/busmaster.v<br />~ /xulalx25soc/trunk/rtl/cpu/cpudefs.v<br />~ /xulalx25soc/trunk/rtl/cpu/wbarbiter.v<br />~ /xulalx25soc/trunk/rtl/cpu/wbdmac.v<br />~ /xulalx25soc/trunk/rtl/cpu/zipcounter.v<br />~ /xulalx25soc/trunk/rtl/cpu/zipcpu.v<br />~ /xulalx25soc/trunk/rtl/cpu/zipsystem.v<br />~ /xulalx25soc/trunk/rtl/Makefile<br />~ /xulalx25soc/trunk/rtl/toplevel.v<br />~ /xulalx25soc/trunk/rtl/txuart.v<br />~ /xulalx25soc/trunk/sw/Makefile<br />~ /xulalx25soc/trunk/xilinx/Makefile<br />~ /xulalx25soc/trunk/xilinx/toplevel.bit<br />~ /xulalx25soc/trunk/xula.ucf<br /> dgisselq Mon, 17 Oct 2016 22:07:10 +0100 https://opencores.org/websvn//websvn/revision?repname=xulalx25soc&path=%2Fxulalx25soc%2Ftrunk%2F&rev=117 Fixes a compiler warning about signed versus unsigned comparison, by ... https://opencores.org/websvn//websvn/revision?repname=xulalx25soc&path=%2Fxulalx25soc%2Ftrunk%2F&rev=116 <div><strong>Rev 116 - dgisselq</strong> (1 file(s) modified)</div><div>Fixes a compiler warning about signed versus unsigned comparison, by ...</div>~ /xulalx25soc/trunk/bench/cpp/pipecmdr.h<br /> dgisselq Mon, 25 Jul 2016 11:35:59 +0100 https://opencores.org/websvn//websvn/revision?repname=xulalx25soc&path=%2Fxulalx25soc%2Ftrunk%2F&rev=116 Made the SDCard support dependent upon a XULA25 macro, which ... https://opencores.org/websvn//websvn/revision?repname=xulalx25soc&path=%2Fxulalx25soc%2Ftrunk%2F&rev=115 <div><strong>Rev 115 - dgisselq</strong> (1 file(s) modified)</div><div>Made the SDCard support dependent upon a XULA25 macro, which ...</div>~ /xulalx25soc/trunk/bench/cpp/busmaster_tb.cpp<br /> dgisselq Sat, 16 Jul 2016 20:21:51 +0100 https://opencores.org/websvn//websvn/revision?repname=xulalx25soc&path=%2Fxulalx25soc%2Ftrunk%2F&rev=115 Added ZipBones to the list of dependencies, so this will ... https://opencores.org/websvn//websvn/revision?repname=xulalx25soc&path=%2Fxulalx25soc%2Ftrunk%2F&rev=114 <div><strong>Rev 114 - dgisselq</strong> (1 file(s) modified)</div><div>Added ZipBones to the list of dependencies, so this will ...</div>~ /xulalx25soc/trunk/rtl/Makefile<br /> dgisselq Sat, 16 Jul 2016 20:20:03 +0100 https://opencores.org/websvn//websvn/revision?repname=xulalx25soc&path=%2Fxulalx25soc%2Ftrunk%2F&rev=114 Lots of updates, mostly focused on getting the XuLA board ... https://opencores.org/websvn//websvn/revision?repname=xulalx25soc&path=%2Fxulalx25soc%2Ftrunk%2F&rev=113 <div><strong>Rev 113 - dgisselq</strong> (30 file(s) modified)</div><div>Lots of updates, mostly focused on getting the XuLA board ...</div>~ /xulalx25soc/trunk/bench/cpp/busmaster_tb.cpp<br />~ /xulalx25soc/trunk/rtl/busmaster.v<br />~ /xulalx25soc/trunk/rtl/cpu/busdelay.v<br />~ /xulalx25soc/trunk/rtl/cpu/cpudefs.v<br />~ /xulalx25soc/trunk/rtl/cpu/cpuops.v<br />~ /xulalx25soc/trunk/rtl/cpu/div.v<br />~ /xulalx25soc/trunk/rtl/cpu/idecode.v<br />~ /xulalx25soc/trunk/rtl/cpu/pfcache.v<br />~ /xulalx25soc/trunk/rtl/cpu/pipefetch.v<br />~ /xulalx25soc/trunk/rtl/cpu/zipbones.v<br />~ /xulalx25soc/trunk/rtl/cpu/zipcpu.v<br />~ /xulalx25soc/trunk/rtl/cpu/zipsystem.v<br />~ /xulalx25soc/trunk/rtl/ioslave.v<br />~ /xulalx25soc/trunk/rtl/Makefile<br />~ /xulalx25soc/trunk/rtl/memdev.v<br />~ /xulalx25soc/trunk/rtl/rtclight.v<br />~ /xulalx25soc/trunk/rtl/sdspi.v<br />~ /xulalx25soc/trunk/rtl/toplevel.v<br />~ /xulalx25soc/trunk/rtl/txuart.v<br />~ /xulalx25soc/trunk/rtl/uartdev.v<br />~ /xulalx25soc/trunk/rtl/wbgpio.v<br />~ /xulalx25soc/trunk/rtl/wbpwmaudio.v<br />~ /xulalx25soc/trunk/rtl/wbscope.v<br />~ /xulalx25soc/trunk/rtl/wbucompress.v<br />~ /xulalx25soc/trunk/rtl/wbufifo.v<br />~ /xulalx25soc/trunk/sw/cpuscope.cpp<br />~ /xulalx25soc/trunk/sw/Makefile<br />~ /xulalx25soc/trunk/sw/ttybus.cpp<br />~ /xulalx25soc/trunk/sw/zipdbg.cpp<br />~ /xulalx25soc/trunk/xula.ucf<br /> dgisselq Sat, 16 Jul 2016 20:19:03 +0100 https://opencores.org/websvn//websvn/revision?repname=xulalx25soc&path=%2Fxulalx25soc%2Ftrunk%2F&rev=113 Provides a simulated UART capability to the busmaster_tb simulation. https://opencores.org/websvn//websvn/revision?repname=xulalx25soc&path=%2Fxulalx25soc%2Ftrunk%2F&rev=112 <div><strong>Rev 112 - dgisselq</strong> (4 file(s) modified)</div><div>Provides a simulated UART capability to the busmaster_tb simulation.</div>~ /xulalx25soc/trunk/bench/cpp/busmaster_tb.cpp<br />~ /xulalx25soc/trunk/bench/cpp/Makefile<br />+ /xulalx25soc/trunk/bench/cpp/uartsim.cpp<br />+ /xulalx25soc/trunk/bench/cpp/uartsim.h<br /> dgisselq Thu, 14 Jul 2016 15:17:16 +0100 https://opencores.org/websvn//websvn/revision?repname=xulalx25soc&path=%2Fxulalx25soc%2Ftrunk%2F&rev=112 Added some debug support programs to the repository. https://opencores.org/websvn//websvn/revision?repname=xulalx25soc&path=%2Fxulalx25soc%2Ftrunk%2F&rev=111 <div><strong>Rev 111 - dgisselq</strong> (3 file(s) modified)</div><div>Added some debug support programs to the repository.</div>+ /xulalx25soc/trunk/sw/loadmem.cpp<br />+ /xulalx25soc/trunk/sw/sdcardscop.cpp<br />+ /xulalx25soc/trunk/sw/uartscope.cpp<br /> dgisselq Fri, 08 Jul 2016 21:26:08 +0100 https://opencores.org/websvn//websvn/revision?repname=xulalx25soc&path=%2Fxulalx25soc%2Ftrunk%2F&rev=111 Fixed a problem whereby block RAM would be declared as ... https://opencores.org/websvn//websvn/revision?repname=xulalx25soc&path=%2Fxulalx25soc%2Ftrunk%2F&rev=110 <div><strong>Rev 110 - dgisselq</strong> (1 file(s) modified)</div><div>Fixed a problem whereby block RAM would be declared as ...</div>~ /xulalx25soc/trunk/sw/zipdbg.cpp<br /> dgisselq Fri, 08 Jul 2016 16:38:04 +0100 https://opencores.org/websvn//websvn/revision?repname=xulalx25soc&path=%2Fxulalx25soc%2Ftrunk%2F&rev=110 This continues the updates to the wishbone-uart conversion. It ... https://opencores.org/websvn//websvn/revision?repname=xulalx25soc&path=%2Fxulalx25soc%2Ftrunk%2F&rev=109 <div><strong>Rev 109 - dgisselq</strong> (4 file(s) modified)</div><div>This continues the updates to the wishbone-uart conversion. It ...</div>~ /xulalx25soc/trunk/rtl/wbucompress.v<br />~ /xulalx25soc/trunk/rtl/wbudecompress.v<br />~ /xulalx25soc/trunk/rtl/wbuexec.v<br />~ /xulalx25soc/trunk/sw/ttybus.cpp<br /> dgisselq Fri, 08 Jul 2016 12:34:06 +0100 https://opencores.org/websvn//websvn/revision?repname=xulalx25soc&path=%2Fxulalx25soc%2Ftrunk%2F&rev=109 Minor documentation updates. https://opencores.org/websvn//websvn/revision?repname=xulalx25soc&path=%2Fxulalx25soc%2Ftrunk%2F&rev=108 <div><strong>Rev 108 - dgisselq</strong> (1 file(s) modified)</div><div>Minor documentation updates.</div>~ /xulalx25soc/trunk/rtl/wbuinput.v<br /> dgisselq Fri, 08 Jul 2016 02:24:56 +0100 https://opencores.org/websvn//websvn/revision?repname=xulalx25soc&path=%2Fxulalx25soc%2Ftrunk%2F&rev=108 Minor change. https://opencores.org/websvn//websvn/revision?repname=xulalx25soc&path=%2Fxulalx25soc%2Ftrunk%2F&rev=107 <div><strong>Rev 107 - dgisselq</strong> (1 file(s) modified)</div><div>Minor change.</div>~ /xulalx25soc/trunk/bench/asm/xulalink.x<br /> dgisselq Fri, 08 Jul 2016 02:23:49 +0100 https://opencores.org/websvn//websvn/revision?repname=xulalx25soc&path=%2Fxulalx25soc%2Ftrunk%2F&rev=107 Minor, inconsequential changes. https://opencores.org/websvn//websvn/revision?repname=xulalx25soc&path=%2Fxulalx25soc%2Ftrunk%2F&rev=106 <div><strong>Rev 106 - dgisselq</strong> (3 file(s) modified)</div><div>Minor, inconsequential changes.</div>~ /xulalx25soc/trunk/bench/cpp/busmaster_tb.cpp<br />~ /xulalx25soc/trunk/Makefile<br />~ /xulalx25soc/trunk/rtl/busmaster.v<br /> dgisselq Fri, 08 Jul 2016 02:22:50 +0100 https://opencores.org/websvn//websvn/revision?repname=xulalx25soc&path=%2Fxulalx25soc%2Ftrunk%2F&rev=106 Mostly cosmetic changes. The Makefile now builds a couple ... https://opencores.org/websvn//websvn/revision?repname=xulalx25soc&path=%2Fxulalx25soc%2Ftrunk%2F&rev=105 <div><strong>Rev 105 - dgisselq</strong> (5 file(s) modified)</div><div>Mostly cosmetic changes. The Makefile now builds a couple ...</div>~ /xulalx25soc/trunk/sw/cfgscope.cpp<br />~ /xulalx25soc/trunk/sw/cpuscope.cpp<br />~ /xulalx25soc/trunk/sw/dumpflash.cpp<br />~ /xulalx25soc/trunk/sw/dumpsdram.cpp<br />~ /xulalx25soc/trunk/sw/Makefile<br /> dgisselq Fri, 08 Jul 2016 02:21:25 +0100 https://opencores.org/websvn//websvn/revision?repname=xulalx25soc&path=%2Fxulalx25soc%2Ftrunk%2F&rev=105 Updates to the flash driver drawn from the S6SoC project. https://opencores.org/websvn//websvn/revision?repname=xulalx25soc&path=%2Fxulalx25soc%2Ftrunk%2F&rev=104 <div><strong>Rev 104 - dgisselq</strong> (1 file(s) modified)</div><div>Updates to the flash driver drawn from the S6SoC project.</div>~ /xulalx25soc/trunk/sw/flashdrvr.cpp<br /> dgisselq Fri, 08 Jul 2016 02:17:56 +0100 https://opencores.org/websvn//websvn/revision?repname=xulalx25soc&path=%2Fxulalx25soc%2Ftrunk%2F&rev=104 Added a SDSPI scope, and defined which of the four ... https://opencores.org/websvn//websvn/revision?repname=xulalx25soc&path=%2Fxulalx25soc%2Ftrunk%2F&rev=103 <div><strong>Rev 103 - dgisselq</strong> (1 file(s) modified)</div><div>Added a SDSPI scope, and defined which of the four ...</div>~ /xulalx25soc/trunk/sw/regdefs.cpp<br /> dgisselq Fri, 08 Jul 2016 02:15:30 +0100 https://opencores.org/websvn//websvn/revision?repname=xulalx25soc&path=%2Fxulalx25soc%2Ftrunk%2F&rev=103 Updated documentation. The documentation for these now also reflects ... https://opencores.org/websvn//websvn/revision?repname=xulalx25soc&path=%2Fxulalx25soc%2Ftrunk%2F&rev=102 <div><strong>Rev 102 - dgisselq</strong> (9 file(s) modified)</div><div>Updated documentation. The documentation for these now also reflects ...</div>~ /xulalx25soc/trunk/rtl/wbubus.v<br />~ /xulalx25soc/trunk/rtl/wbucompactlines.v<br />~ /xulalx25soc/trunk/rtl/wbudeword.v<br />~ /xulalx25soc/trunk/rtl/wbufifo.v<br />~ /xulalx25soc/trunk/rtl/wbuidleint.v<br />~ /xulalx25soc/trunk/rtl/wbuoutput.v<br />~ /xulalx25soc/trunk/rtl/wbureadcw.v<br />~ /xulalx25soc/trunk/rtl/wbusixchar.v<br />~ /xulalx25soc/trunk/rtl/wbutohex.v<br /> dgisselq Fri, 08 Jul 2016 02:13:08 +0100 https://opencores.org/websvn//websvn/revision?repname=xulalx25soc&path=%2Fxulalx25soc%2Ftrunk%2F&rev=102 Fixed the `defines at the top so that this can ... https://opencores.org/websvn//websvn/revision?repname=xulalx25soc&path=%2Fxulalx25soc%2Ftrunk%2F&rev=101 <div><strong>Rev 101 - dgisselq</strong> (1 file(s) modified)</div><div>Fixed the `defines at the top so that this can ...</div>~ /xulalx25soc/trunk/rtl/busmaster.v<br /> dgisselq Fri, 08 Jul 2016 02:11:28 +0100 https://opencores.org/websvn//websvn/revision?repname=xulalx25soc&path=%2Fxulalx25soc%2Ftrunk%2F&rev=101 Includes updates so this can run at higher clocks speeds ... https://opencores.org/websvn//websvn/revision?repname=xulalx25soc&path=%2Fxulalx25soc%2Ftrunk%2F&rev=100 <div><strong>Rev 100 - dgisselq</strong> (1 file(s) modified)</div><div>Includes updates so this can run at higher clocks speeds ...</div>~ /xulalx25soc/trunk/rtl/sdspi.v<br /> dgisselq Fri, 08 Jul 2016 02:01:31 +0100 https://opencores.org/websvn//websvn/revision?repname=xulalx25soc&path=%2Fxulalx25soc%2Ftrunk%2F&rev=100 Includes high-speed updates. rxuart and txuart will now run ... https://opencores.org/websvn//websvn/revision?repname=xulalx25soc&path=%2Fxulalx25soc%2Ftrunk%2F&rev=99 <div><strong>Rev 99 - dgisselq</strong> (2 file(s) modified)</div><div>Includes high-speed updates. rxuart and txuart will now run ...</div>~ /xulalx25soc/trunk/rtl/rxuart.v<br />~ /xulalx25soc/trunk/rtl/txuart.v<br /> dgisselq Fri, 08 Jul 2016 01:58:25 +0100 https://opencores.org/websvn//websvn/revision?repname=xulalx25soc&path=%2Fxulalx25soc%2Ftrunk%2F&rev=99

Browse

Tools