OpenCores

URL https://opencores.org/ocsvn/t80/t80/trunk

Error creating feed file, please check write permissions.
t80 WebSVN RSS feed - t80 https://opencores.org/websvn//websvn/listing?repname=t80&path=& Sat, 29 Aug 2026 09:44:35 +0100 FeedCreator 1.7.2 Added old uploaded documents to new repository. https://opencores.org/websvn//websvn/revision?repname=t80&path=%2F&rev=49 <div><strong>Rev 49 - root</strong> (5 file(s) modified)</div><div>Added old uploaded documents to new repository.</div>- /t80/web_uploads/oc_checkin.sh<br />- /t80/web_uploads/oc_cvs_checkin.sh<br />- /t80/web_uploads/svn_checkin.log<br />- /t80/web_uploads/svn_checkin.sh<br />- /t80/web_uploads/temp.sh<br /> root Tue, 10 Mar 2009 15:45:16 +0100 https://opencores.org/websvn//websvn/revision?repname=t80&path=%2F&rev=49 Added old uploaded documents to new repository. https://opencores.org/websvn//websvn/revision?repname=t80&path=%2F&rev=48 <div><strong>Rev 48 - root</strong> (5 file(s) modified)</div><div>Added old uploaded documents to new repository.</div>+ /t80/web_uploads/oc_checkin.sh<br />+ /t80/web_uploads/oc_cvs_checkin.sh<br />+ /t80/web_uploads/svn_checkin.log<br />+ /t80/web_uploads/svn_checkin.sh<br />+ /t80/web_uploads/temp.sh<br /> root Tue, 10 Mar 2009 09:55:08 +0100 https://opencores.org/websvn//websvn/revision?repname=t80&path=%2F&rev=48 New directory structure. https://opencores.org/websvn//websvn/revision?repname=t80&path=%2F&rev=47 <div><strong>Rev 47 - root</strong> (8 file(s) modified)</div><div>New directory structure.</div>- /branches<br />+ /t80<br />+ /t80/branches<br />+ /t80/tags<br />+ /t80/trunk<br />+ /t80/web_uploads<br />- /tags<br />- /trunk<br /> root Tue, 10 Mar 2009 09:54:38 +0100 https://opencores.org/websvn//websvn/revision?repname=t80&path=%2F&rev=47 Made some bugfixes https://opencores.org/websvn//websvn/revision?repname=t80&path=%2F&rev=46 <div><strong>Rev 46 - andreas</strong> (3 file(s) modified)</div><div>Made some bugfixes</div>~ /trunk/rtl/vhdl/SSRAM.vhd<br />~ /trunk/rtl/vhdl/SSRAM2.vhd<br />~ /trunk/rtl/vhdl/SSRAMX.vhd<br /> andreas Tue, 30 Aug 2005 17:17:15 +0100 https://opencores.org/websvn//websvn/revision?repname=t80&path=%2F&rev=46 Fixed loopback break generation https://opencores.org/websvn//websvn/revision?repname=t80&path=%2F&rev=45 <div><strong>Rev 45 - jesus</strong> (1 file(s) modified)</div><div>Fixed loopback break generation</div>~ /trunk/rtl/vhdl/T16450.vhd<br /> jesus Tue, 03 Dec 2002 14:44:51 +0100 https://opencores.org/websvn//websvn/revision?repname=t80&path=%2F&rev=45 Added some missing features and fixed baud rate generator https://opencores.org/websvn//websvn/revision?repname=t80&path=%2F&rev=44 <div><strong>Rev 44 - jesus</strong> (1 file(s) modified)</div><div>Added some missing features and fixed baud rate generator</div>~ /trunk/rtl/vhdl/T16450.vhd<br /> jesus Tue, 03 Dec 2002 01:32:24 +0100 https://opencores.org/websvn//websvn/revision?repname=t80&path=%2F&rev=44 *** empty log message *** https://opencores.org/websvn//websvn/revision?repname=t80&path=%2F&rev=43 <div><strong>Rev 43 - jesus</strong> (5 file(s) modified)</div><div>*** empty log message ***</div>~ /trunk/bench/vhdl/SRAM.vhd<br />~ /trunk/sim/rtl_sim/bin/compile.do<br />~ /trunk/syn/xilinx/bin/t80.tcl<br />~ /trunk/syn/xilinx/bin/t80debug.tcl<br />~ /trunk/syn/xilinx/bin/t80debugxr.tcl<br /> jesus Sun, 24 Nov 2002 13:58:31 +0100 https://opencores.org/websvn//websvn/revision?repname=t80&path=%2F&rev=43 Fixed bus req/ack cycle https://opencores.org/websvn//websvn/revision?repname=t80&path=%2F&rev=42 <div><strong>Rev 42 - jesus</strong> (2 file(s) modified)</div><div>Fixed bus req/ack cycle</div>~ /trunk/rtl/vhdl/T80.vhd<br />~ /trunk/rtl/vhdl/T80a.vhd<br /> jesus Sun, 24 Nov 2002 13:51:28 +0100 https://opencores.org/websvn//websvn/revision?repname=t80&path=%2F&rev=42 Removed UNISIM library https://opencores.org/websvn//websvn/revision?repname=t80&path=%2F&rev=41 <div><strong>Rev 41 - jesus</strong> (1 file(s) modified)</div><div>Removed UNISIM library</div>~ /trunk/rtl/vhdl/SSRAMX.vhd<br /> jesus Sun, 24 Nov 2002 13:50:30 +0100 https://opencores.org/websvn//websvn/revision?repname=t80&path=%2F&rev=41 Cleanup https://opencores.org/websvn//websvn/revision?repname=t80&path=%2F&rev=40 <div><strong>Rev 40 - jesus</strong> (1 file(s) modified)</div><div>Cleanup</div>~ /trunk/rtl/vhdl/T80_ALU.vhd<br /> jesus Sun, 24 Nov 2002 13:43:51 +0100 https://opencores.org/websvn//websvn/revision?repname=t80&path=%2F&rev=40 Added -n option and component declaration https://opencores.org/websvn//websvn/revision?repname=t80&path=%2F&rev=39 <div><strong>Rev 39 - jesus</strong> (1 file(s) modified)</div><div>Added -n option and component declaration</div>~ /trunk/sw/xrom.cpp<br /> jesus Sun, 27 Oct 2002 16:28:25 +0100 https://opencores.org/websvn//websvn/revision?repname=t80&path=%2F&rev=39 Added Leonardo .ucf generation https://opencores.org/websvn//websvn/revision?repname=t80&path=%2F&rev=38 <div><strong>Rev 38 - jesus</strong> (1 file(s) modified)</div><div>Added Leonardo .ucf generation</div>~ /trunk/sw/hex2rom.cpp<br /> jesus Sun, 27 Oct 2002 16:27:21 +0100 https://opencores.org/websvn//websvn/revision?repname=t80&path=%2F&rev=38 Changed to single register file https://opencores.org/websvn//websvn/revision?repname=t80&path=%2F&rev=37 <div><strong>Rev 37 - jesus</strong> (1 file(s) modified)</div><div>Changed to single register file</div>~ /trunk/rtl/vhdl/T80_Reg.vhd<br /> jesus Sun, 27 Oct 2002 13:31:15 +0100 https://opencores.org/websvn//websvn/revision?repname=t80&path=%2F&rev=37 Added component declaration https://opencores.org/websvn//websvn/revision?repname=t80&path=%2F&rev=36 <div><strong>Rev 36 - jesus</strong> (1 file(s) modified)</div><div>Added component declaration</div>~ /trunk/rtl/vhdl/T80_RegX.vhd<br /> jesus Sun, 27 Oct 2002 13:27:07 +0100 https://opencores.org/websvn//websvn/revision?repname=t80&path=%2F&rev=36 Release 0242 https://opencores.org/websvn//websvn/revision?repname=t80&path=%2F&rev=35 <div><strong>Rev 35 - jesus</strong> (22 file(s) modified)</div><div>Release 0242</div>~ /trunk/rtl/vhdl/DebugSystem.vhd<br />~ /trunk/rtl/vhdl/DebugSystemXR.vhd<br />~ /trunk/rtl/vhdl/T80.vhd<br />~ /trunk/rtl/vhdl/T80a.vhd<br />~ /trunk/rtl/vhdl/T80s.vhd<br />~ /trunk/rtl/vhdl/T80se.vhd<br />~ /trunk/rtl/vhdl/T80_ALU.vhd<br />~ /trunk/rtl/vhdl/T80_MCode.vhd<br />~ /trunk/rtl/vhdl/T80_Pack.vhd<br />+ /trunk/rtl/vhdl/T80_Reg.vhd<br />+ /trunk/rtl/vhdl/T80_RegX.vhd<br />~ /trunk/rtl/vhdl/T8080se.vhd<br />~ /trunk/sim/rtl_sim/bin/compile.do<br />~ /trunk/syn/xilinx/bin/t80.prj<br />~ /trunk/syn/xilinx/bin/t80.tcl<br />~ /trunk/syn/xilinx/bin/t80debug.prj<br />~ /trunk/syn/xilinx/bin/t80debug.tcl<br />~ /trunk/syn/xilinx/bin/t80debugxr.prj<br />~ /trunk/syn/xilinx/bin/t80debugxr.tcl<br />~ /trunk/syn/xilinx/run/t80.bat<br />~ /trunk/syn/xilinx/run/t80debug.bat<br />~ /trunk/syn/xilinx/run/t80debugxr.bat<br /> jesus Mon, 21 Oct 2002 01:36:55 +0100 https://opencores.org/websvn//websvn/revision?repname=t80&path=%2F&rev=35 Updated for ISE 5.1 https://opencores.org/websvn//websvn/revision?repname=t80&path=%2F&rev=34 <div><strong>Rev 34 - jesus</strong> (1 file(s) modified)</div><div>Updated for ISE 5.1</div>~ /trunk/rtl/vhdl/SSRAMX.vhd<br /> jesus Sun, 20 Oct 2002 20:20:33 +0100 https://opencores.org/websvn//websvn/revision?repname=t80&path=%2F&rev=34 Fixed typo https://opencores.org/websvn//websvn/revision?repname=t80&path=%2F&rev=33 <div><strong>Rev 33 - jesus</strong> (1 file(s) modified)</div><div>Fixed typo</div>~ /trunk/sw/xrom.cpp<br /> jesus Fri, 11 Oct 2002 04:29:14 +0100 https://opencores.org/websvn//websvn/revision?repname=t80&path=%2F&rev=33 Fixed for ISE 5.1 https://opencores.org/websvn//websvn/revision?repname=t80&path=%2F&rev=32 <div><strong>Rev 32 - jesus</strong> (1 file(s) modified)</div><div>Fixed for ISE 5.1</div>~ /trunk/sw/xrom.cpp<br /> jesus Fri, 11 Oct 2002 04:27:30 +0100 https://opencores.org/websvn//websvn/revision?repname=t80&path=%2F&rev=32 Fixed generic name error https://opencores.org/websvn//websvn/revision?repname=t80&path=%2F&rev=31 <div><strong>Rev 31 - jesus</strong> (1 file(s) modified)</div><div>Fixed generic name error</div>~ /trunk/bench/vhdl/SRAM.vhd<br /> jesus Tue, 08 Oct 2002 02:32:39 +0100 https://opencores.org/websvn//websvn/revision?repname=t80&path=%2F&rev=31 Changed to xilinx specific RAM https://opencores.org/websvn//websvn/revision?repname=t80&path=%2F&rev=30 <div><strong>Rev 30 - jesus</strong> (1 file(s) modified)</div><div>Changed to xilinx specific RAM</div>~ /trunk/syn/xilinx/bin/t80debug.prj<br /> jesus Wed, 02 Oct 2002 02:46:08 +0100 https://opencores.org/websvn//websvn/revision?repname=t80&path=%2F&rev=30

Browse

Tools