URL
https://opencores.org/ocsvn/open8_urisc/open8_urisc/trunk
Error creating feed file, please check write permissions.
open8_urisc
WebSVN RSS feed - open8_urisc
https://opencores.org/websvn//websvn/listing?repname=open8_urisc&path=%2Fopen8_urisc%2Ftrunk%2FVHDL%2FOpen8_pkg.vhd&
Wed, 13 May 2026 08:30:45 +0100
FeedCreator 1.7.2
-
Added RAM write fault detection, which can be used to ...
https://opencores.org/websvn//websvn/revision?repname=open8_urisc&path=%2Fopen8_urisc%2Ftrunk%2FVHDL%2F&rev=251
<div><strong>Rev 251 - jshamlet</strong> (4 file(s) modified)</div><div>Added RAM write fault detection, which can be used to ...</div>~ /open8_urisc/trunk/VHDL/o8_ram_1k.vhd<br />~ /open8_urisc/trunk/VHDL/o8_ram_4k.vhd<br />~ /open8_urisc/trunk/VHDL/Open8_pkg.vhd<br />~ /open8_urisc/trunk/VHDL/status_led.vhd<br />
jshamlet
Tue, 09 Jun 2020 23:37:42 +0100
https://opencores.org/websvn//websvn/revision?repname=open8_urisc&path=%2Fopen8_urisc%2Ftrunk%2FVHDL%2F&rev=251
-
Added an initialization constant for the OPEN8_BUS_TYPE record.
https://opencores.org/websvn//websvn/revision?repname=open8_urisc&path=%2Fopen8_urisc%2Ftrunk%2FVHDL%2F&rev=228
<div><strong>Rev 228 - jshamlet</strong> (1 file(s) modified)</div><div>Added an initialization constant for the OPEN8_BUS_TYPE record.</div>~ /open8_urisc/trunk/VHDL/Open8_pkg.vhd<br />
jshamlet
Fri, 17 Apr 2020 03:57:24 +0100
https://opencores.org/websvn//websvn/revision?repname=open8_urisc&path=%2Fopen8_urisc%2Ftrunk%2FVHDL%2F&rev=228
-
Added a demonstration Open8_cfg.vhd file, which is used to configure ...
https://opencores.org/websvn//websvn/revision?repname=open8_urisc&path=%2Fopen8_urisc%2Ftrunk%2FVHDL%2F&rev=227
<div><strong>Rev 227 - jshamlet</strong> (3 file(s) modified)</div><div>Added a demonstration Open8_cfg.vhd file, which is used to configure ...</div>~ /open8_urisc/trunk/VHDL/o8_cpu.vhd<br />+ /open8_urisc/trunk/VHDL/Open8_cfg.vhd<br />~ /open8_urisc/trunk/VHDL/Open8_pkg.vhd<br />
jshamlet
Thu, 16 Apr 2020 20:51:37 +0100
https://opencores.org/websvn//websvn/revision?repname=open8_urisc&path=%2Fopen8_urisc%2Ftrunk%2FVHDL%2F&rev=227
-
Forgot the updated package file...
https://opencores.org/websvn//websvn/revision?repname=open8_urisc&path=%2Fopen8_urisc%2Ftrunk%2FVHDL%2F&rev=226
<div><strong>Rev 226 - jshamlet</strong> (1 file(s) modified)</div><div>Forgot the updated package file...</div>~ /open8_urisc/trunk/VHDL/Open8_pkg.vhd<br />
jshamlet
Thu, 16 Apr 2020 17:20:17 +0100
https://opencores.org/websvn//websvn/revision?repname=open8_urisc&path=%2Fopen8_urisc%2Ftrunk%2FVHDL%2F&rev=226
-
Finished new Open8 bus record, which now includes the clock, ...
https://opencores.org/websvn//websvn/revision?repname=open8_urisc&path=%2Fopen8_urisc%2Ftrunk%2FVHDL%2F&rev=224
<div><strong>Rev 224 - jshamlet</strong> (29 file(s) modified)</div><div>Finished new Open8 bus record, which now includes the clock, ...</div>~ /open8_urisc/trunk/VHDL/o8_alu16.vhd<br />~ /open8_urisc/trunk/VHDL/o8_async_serial.vhd<br />~ /open8_urisc/trunk/VHDL/o8_btn_int.vhd<br />~ /open8_urisc/trunk/VHDL/o8_clk_detect.vhd<br />~ /open8_urisc/trunk/VHDL/o8_cpu.vhd<br />~ /open8_urisc/trunk/VHDL/o8_crc16_ccitt.vhd<br />~ /open8_urisc/trunk/VHDL/o8_datalatch.vhd<br />~ /open8_urisc/trunk/VHDL/o8_epoch_timer.vhd<br />~ /open8_urisc/trunk/VHDL/o8_epoch_timer_ii.vhd<br />~ /open8_urisc/trunk/VHDL/o8_gpin.vhd<br />~ /open8_urisc/trunk/VHDL/o8_gpio.vhd<br />~ /open8_urisc/trunk/VHDL/o8_gpout.vhd<br />~ /open8_urisc/trunk/VHDL/o8_hd44780_4b.vhd<br />~ /open8_urisc/trunk/VHDL/o8_hd44780_8b.vhd<br />~ /open8_urisc/trunk/VHDL/o8_lfsr32.vhd<br />~ /open8_urisc/trunk/VHDL/o8_ltc2355_2p.vhd<br />~ /open8_urisc/trunk/VHDL/o8_max7221.vhd<br />~ /open8_urisc/trunk/VHDL/o8_pwm16.vhd<br />~ /open8_urisc/trunk/VHDL/o8_ram_1k.vhd<br />~ /open8_urisc/trunk/VHDL/o8_ram_4k.vhd<br />~ /open8_urisc/trunk/VHDL/o8_register.vhd<br />~ /open8_urisc/trunk/VHDL/o8_rom_32k.vhd<br />~ /open8_urisc/trunk/VHDL/o8_rtc.vhd<br />~ /open8_urisc/trunk/VHDL/o8_sdlc_if.vhd<br />~ /open8_urisc/trunk/VHDL/o8_status_led.vhd<br />~ /open8_urisc/trunk/VHDL/o8_sys_timer.vhd<br />~ /open8_urisc/trunk/VHDL/o8_vdsm8.vhd<br />~ /open8_urisc/trunk/VHDL/o8_vdsm12.vhd<br />~ /open8_urisc/trunk/VHDL/Open8_pkg.vhd<br />
jshamlet
Thu, 16 Apr 2020 15:20:57 +0100
https://opencores.org/websvn//websvn/revision?repname=open8_urisc&path=%2Fopen8_urisc%2Ftrunk%2FVHDL%2F&rev=224
-
Added an OPEN8_BUS_TYPE record to simplify connection to Open8 modules. ...
https://opencores.org/websvn//websvn/revision?repname=open8_urisc&path=%2Fopen8_urisc%2Ftrunk%2FVHDL%2F&rev=223
<div><strong>Rev 223 - jshamlet</strong> (29 file(s) modified)</div><div>Added an OPEN8_BUS_TYPE record to simplify connection to Open8 modules. ...</div>~ /open8_urisc/trunk/VHDL/o8_alu16.vhd<br />~ /open8_urisc/trunk/VHDL/o8_async_serial.vhd<br />~ /open8_urisc/trunk/VHDL/o8_btn_int.vhd<br />~ /open8_urisc/trunk/VHDL/o8_clk_detect.vhd<br />~ /open8_urisc/trunk/VHDL/o8_cpu.vhd<br />~ /open8_urisc/trunk/VHDL/o8_crc16_ccitt.vhd<br />~ /open8_urisc/trunk/VHDL/o8_datalatch.vhd<br />~ /open8_urisc/trunk/VHDL/o8_epoch_timer.vhd<br />~ /open8_urisc/trunk/VHDL/o8_epoch_timer_ii.vhd<br />~ /open8_urisc/trunk/VHDL/o8_gpin.vhd<br />~ /open8_urisc/trunk/VHDL/o8_gpio.vhd<br />~ /open8_urisc/trunk/VHDL/o8_gpout.vhd<br />~ /open8_urisc/trunk/VHDL/o8_hd44780_4b.vhd<br />~ /open8_urisc/trunk/VHDL/o8_hd44780_8b.vhd<br />~ /open8_urisc/trunk/VHDL/o8_lfsr32.vhd<br />~ /open8_urisc/trunk/VHDL/o8_ltc2355_2p.vhd<br />~ /open8_urisc/trunk/VHDL/o8_max7221.vhd<br />~ /open8_urisc/trunk/VHDL/o8_pwm16.vhd<br />~ /open8_urisc/trunk/VHDL/o8_ram_1k.vhd<br />~ /open8_urisc/trunk/VHDL/o8_ram_4k.vhd<br />~ /open8_urisc/trunk/VHDL/o8_register.vhd<br />~ /open8_urisc/trunk/VHDL/o8_rom_32k.vhd<br />~ /open8_urisc/trunk/VHDL/o8_rtc.vhd<br />~ /open8_urisc/trunk/VHDL/o8_sdlc_if.vhd<br />~ /open8_urisc/trunk/VHDL/o8_status_led.vhd<br />~ /open8_urisc/trunk/VHDL/o8_sys_timer.vhd<br />~ /open8_urisc/trunk/VHDL/o8_vdsm8.vhd<br />~ /open8_urisc/trunk/VHDL/o8_vdsm12.vhd<br />~ /open8_urisc/trunk/VHDL/Open8_pkg.vhd<br />
jshamlet
Wed, 15 Apr 2020 22:12:24 +0100
https://opencores.org/websvn//websvn/revision?repname=open8_urisc&path=%2Fopen8_urisc%2Ftrunk%2FVHDL%2F&rev=223
-
More revision sections added
https://opencores.org/websvn//websvn/revision?repname=open8_urisc&path=%2Fopen8_urisc%2Ftrunk%2FVHDL%2F&rev=220
<div><strong>Rev 220 - jshamlet</strong> (11 file(s) modified)</div><div>More revision sections added</div>~ /open8_urisc/trunk/VHDL/async_ser_rx.vhd<br />~ /open8_urisc/trunk/VHDL/async_ser_tx.vhd<br />~ /open8_urisc/trunk/VHDL/o8_ltc2355_2p.vhd<br />~ /open8_urisc/trunk/VHDL/Open8_pkg.vhd<br />~ /open8_urisc/trunk/VHDL/sdlc_crc16_ccitt.vhd<br />~ /open8_urisc/trunk/VHDL/sdlc_serial_arbfsm.vhd<br />~ /open8_urisc/trunk/VHDL/sdlc_serial_clk.vhd<br />~ /open8_urisc/trunk/VHDL/sdlc_serial_frame.vhd<br />~ /open8_urisc/trunk/VHDL/sdlc_serial_pkg.vhd<br />~ /open8_urisc/trunk/VHDL/sdlc_serial_rx.vhd<br />~ /open8_urisc/trunk/VHDL/vdsm8.vhd<br />
jshamlet
Tue, 14 Apr 2020 21:56:18 +0100
https://opencores.org/websvn//websvn/revision?repname=open8_urisc&path=%2Fopen8_urisc%2Ftrunk%2FVHDL%2F&rev=220
-
Modified the timers to reset on new interval write. This ...
https://opencores.org/websvn//websvn/revision?repname=open8_urisc&path=%2Fopen8_urisc%2Ftrunk%2FVHDL%2F&rev=210
<div><strong>Rev 210 - jshamlet</strong> (4 file(s) modified)</div><div>Modified the timers to reset on new interval write. This ...</div>~ /open8_urisc/trunk/VHDL/o8_cpu.vhd<br />~ /open8_urisc/trunk/VHDL/o8_rtc.vhd<br />~ /open8_urisc/trunk/VHDL/o8_sys_timer.vhd<br />~ /open8_urisc/trunk/VHDL/Open8_pkg.vhd<br />
jshamlet
Thu, 09 Apr 2020 14:27:42 +0100
https://opencores.org/websvn//websvn/revision?repname=open8_urisc&path=%2Fopen8_urisc%2Ftrunk%2FVHDL%2F&rev=210
-
Cleaned up comments, added back the OPEN8_NULLBUS constant, and added ...
https://opencores.org/websvn//websvn/revision?repname=open8_urisc&path=%2Fopen8_urisc%2Ftrunk%2FVHDL%2F&rev=191
<div><strong>Rev 191 - jshamlet</strong> (28 file(s) modified)</div><div>Cleaned up comments, added back the OPEN8_NULLBUS constant, and added ...</div>+ /open8_urisc/trunk/VHDL/button_db.vhd<br />~ /open8_urisc/trunk/VHDL/o8_alu16.vhd<br />~ /open8_urisc/trunk/VHDL/o8_btn_int.vhd<br />~ /open8_urisc/trunk/VHDL/o8_clk_detect.vhd<br />~ /open8_urisc/trunk/VHDL/o8_cpu.vhd<br />~ /open8_urisc/trunk/VHDL/o8_crc16_ccitt.vhd<br />~ /open8_urisc/trunk/VHDL/o8_datalatch.vhd<br />~ /open8_urisc/trunk/VHDL/o8_epoch_timer.vhd<br />~ /open8_urisc/trunk/VHDL/o8_gpin.vhd<br />~ /open8_urisc/trunk/VHDL/o8_gpio.vhd<br />~ /open8_urisc/trunk/VHDL/o8_gpout.vhd<br />~ /open8_urisc/trunk/VHDL/o8_hd44780_4b.vhd<br />~ /open8_urisc/trunk/VHDL/o8_hd44780_8b.vhd<br />+ /open8_urisc/trunk/VHDL/o8_ltc2355_2p.vhd<br />+ /open8_urisc/trunk/VHDL/o8_max7221.vhd<br />+ /open8_urisc/trunk/VHDL/o8_max7221_fifo.vhd<br />~ /open8_urisc/trunk/VHDL/o8_ram_1k.vhd<br />~ /open8_urisc/trunk/VHDL/o8_register.vhd<br />~ /open8_urisc/trunk/VHDL/o8_rom_32k.vhd<br />~ /open8_urisc/trunk/VHDL/o8_rtc.vhd<br />~ /open8_urisc/trunk/VHDL/o8_status_led.vhd<br />~ /open8_urisc/trunk/VHDL/o8_sys_timer.vhd<br />~ /open8_urisc/trunk/VHDL/o8_vdsm8.vhd<br />~ /open8_urisc/trunk/VHDL/o8_vdsm12.vhd<br />~ /open8_urisc/trunk/VHDL/Open8_pkg.vhd<br />+ /open8_urisc/trunk/VHDL/ram_1k_core.vhd<br />+ /open8_urisc/trunk/VHDL/rom_32k_core.vhd<br />+ /open8_urisc/trunk/VHDL/sdlc_crc16_ccitt.vhd<br />
jshamlet
Tue, 31 Mar 2020 18:53:53 +0100
https://opencores.org/websvn//websvn/revision?repname=open8_urisc&path=%2Fopen8_urisc%2Ftrunk%2FVHDL%2F&rev=191
-
Merged changes from private repository,
added ceil_log2 function to Open8_pkg, since ...
https://opencores.org/websvn//websvn/revision?repname=open8_urisc&path=%2Fopen8_urisc%2Ftrunk%2FVHDL%2F&rev=189
<div><strong>Rev 189 - jshamlet</strong> (11 file(s) modified)</div><div>Merged changes from private repository,<br />
added ceil_log2 function to Open8_pkg, since ...</div>~ /open8_urisc/trunk/VHDL/o8_btn_int.vhd<br />~ /open8_urisc/trunk/VHDL/o8_epoch_timer.vhd<br />~ /open8_urisc/trunk/VHDL/o8_gpin.vhd<br />~ /open8_urisc/trunk/VHDL/o8_hd44780_4b.vhd<br />~ /open8_urisc/trunk/VHDL/o8_hd44780_8b.vhd<br />~ /open8_urisc/trunk/VHDL/o8_rtc.vhd<br />~ /open8_urisc/trunk/VHDL/o8_status_led.vhd<br />~ /open8_urisc/trunk/VHDL/o8_sys_timer.vhd<br />~ /open8_urisc/trunk/VHDL/o8_vdsm8.vhd<br />~ /open8_urisc/trunk/VHDL/o8_vdsm12.vhd<br />~ /open8_urisc/trunk/VHDL/Open8_pkg.vhd<br />
jshamlet
Wed, 18 Mar 2020 20:47:28 +0100
https://opencores.org/websvn//websvn/revision?repname=open8_urisc&path=%2Fopen8_urisc%2Ftrunk%2FVHDL%2F&rev=189
-
Added a generic to alter the behavior of RTI so ...
https://opencores.org/websvn//websvn/revision?repname=open8_urisc&path=%2Fopen8_urisc%2Ftrunk%2FVHDL%2F&rev=188
<div><strong>Rev 188 - jshamlet</strong> (2 file(s) modified)</div><div>Added a generic to alter the behavior of RTI so ...</div>~ /open8_urisc/trunk/VHDL/o8_cpu.vhd<br />~ /open8_urisc/trunk/VHDL/Open8_pkg.vhd<br />
jshamlet
Wed, 18 Mar 2020 18:01:59 +0100
https://opencores.org/websvn//websvn/revision?repname=open8_urisc&path=%2Fopen8_urisc%2Ftrunk%2FVHDL%2F&rev=188
-
Added the CPU_Halt input, only now as an input to ...
https://opencores.org/websvn//websvn/revision?repname=open8_urisc&path=%2Fopen8_urisc%2Ftrunk%2FVHDL%2F&rev=187
<div><strong>Rev 187 - jshamlet</strong> (2 file(s) modified)</div><div>Added the CPU_Halt input, only now as an input to ...</div>~ /open8_urisc/trunk/VHDL/o8_cpu.vhd<br />~ /open8_urisc/trunk/VHDL/Open8_pkg.vhd<br />
jshamlet
Mon, 16 Mar 2020 21:46:04 +0100
https://opencores.org/websvn//websvn/revision?repname=open8_urisc&path=%2Fopen8_urisc%2Ftrunk%2FVHDL%2F&rev=187
-
Merged the interrupt override logic into the case structure, simplifying ...
https://opencores.org/websvn//websvn/revision?repname=open8_urisc&path=%2Fopen8_urisc%2Ftrunk%2FVHDL%2F&rev=186
<div><strong>Rev 186 - jshamlet</strong> (2 file(s) modified)</div><div>Merged the interrupt override logic into the case structure, simplifying ...</div>~ /open8_urisc/trunk/VHDL/o8_cpu.vhd<br />~ /open8_urisc/trunk/VHDL/Open8_pkg.vhd<br />
jshamlet
Fri, 13 Mar 2020 21:56:13 +0100
https://opencores.org/websvn//websvn/revision?repname=open8_urisc&path=%2Fopen8_urisc%2Ftrunk%2FVHDL%2F&rev=186
-
1) Fixed an apparently long-standing bug where the interrupt bit ...
https://opencores.org/websvn//websvn/revision?repname=open8_urisc&path=%2Fopen8_urisc%2Ftrunk%2FVHDL%2F&rev=185
<div><strong>Rev 185 - jshamlet</strong> (2 file(s) modified)</div><div>1) Fixed an apparently long-standing bug where the interrupt bit ...</div>~ /open8_urisc/trunk/VHDL/o8_cpu.vhd<br />~ /open8_urisc/trunk/VHDL/Open8_pkg.vhd<br />
jshamlet
Fri, 13 Mar 2020 19:13:36 +0100
https://opencores.org/websvn//websvn/revision?repname=open8_urisc&path=%2Fopen8_urisc%2Ftrunk%2FVHDL%2F&rev=185
-
Renamed core to o8_cpu to match new naming scheme
https://opencores.org/websvn//websvn/revision?repname=open8_urisc&path=%2Fopen8_urisc%2Ftrunk%2FVHDL%2F&rev=183
<div><strong>Rev 183 - jshamlet</strong> (3 file(s) modified)</div><div>Renamed core to o8_cpu to match new naming scheme</div>+ /open8_urisc/trunk/VHDL/o8_cpu.vhd<br />- /open8_urisc/trunk/VHDL/Open8.vhd<br />~ /open8_urisc/trunk/VHDL/Open8_pkg.vhd<br />
jshamlet
Wed, 11 Mar 2020 18:59:00 +0100
https://opencores.org/websvn//websvn/revision?repname=open8_urisc&path=%2Fopen8_urisc%2Ftrunk%2FVHDL%2F&rev=183
-
Simplified the address generation logic at the expense of making ...
https://opencores.org/websvn//websvn/revision?repname=open8_urisc&path=%2Fopen8_urisc%2Ftrunk%2FVHDL%2F&rev=182
<div><strong>Rev 182 - jshamlet</strong> (2 file(s) modified)</div><div>Simplified the address generation logic at the expense of making ...</div>~ /open8_urisc/trunk/VHDL/Open8.vhd<br />~ /open8_urisc/trunk/VHDL/Open8_pkg.vhd<br />
jshamlet
Wed, 11 Mar 2020 18:56:40 +0100
https://opencores.org/websvn//websvn/revision?repname=open8_urisc&path=%2Fopen8_urisc%2Ftrunk%2FVHDL%2F&rev=182
-
Altered the RSP instruction to allow the stack pointed to ...
https://opencores.org/websvn//websvn/revision?repname=open8_urisc&path=%2Fopen8_urisc%2Ftrunk%2FVHDL%2F&rev=181
<div><strong>Rev 181 - jshamlet</strong> (2 file(s) modified)</div><div>Altered the RSP instruction to allow the stack pointed to ...</div>~ /open8_urisc/trunk/VHDL/Open8.vhd<br />~ /open8_urisc/trunk/VHDL/Open8_pkg.vhd<br />
jshamlet
Tue, 10 Mar 2020 22:36:44 +0100
https://opencores.org/websvn//websvn/revision?repname=open8_urisc&path=%2Fopen8_urisc%2Ftrunk%2FVHDL%2F&rev=181
-
General code cleanup
https://opencores.org/websvn//websvn/revision?repname=open8_urisc&path=%2Fopen8_urisc%2Ftrunk%2FVHDL%2F&rev=172
<div><strong>Rev 172 - jshamlet</strong> (7 file(s) modified)</div><div>General code cleanup</div>~ /open8_urisc/trunk/VHDL/o8_alu16.vhd<br />~ /open8_urisc/trunk/VHDL/o8_etc.vhd<br />~ /open8_urisc/trunk/VHDL/o8_gpout.vhd<br />~ /open8_urisc/trunk/VHDL/o8_rtc.vhd<br />~ /open8_urisc/trunk/VHDL/o8_vdsm8.vhd<br />~ /open8_urisc/trunk/VHDL/Open8.vhd<br />~ /open8_urisc/trunk/VHDL/Open8_pkg.vhd<br />
jshamlet
Thu, 07 Jan 2016 20:59:18 +0100
https://opencores.org/websvn//websvn/revision?repname=open8_urisc&path=%2Fopen8_urisc%2Ftrunk%2FVHDL%2F&rev=172
-
Corrected issue with CMP and SBC generating an inverted carry ...
https://opencores.org/websvn//websvn/revision?repname=open8_urisc&path=%2Fopen8_urisc%2Ftrunk%2FVHDL%2F&rev=169
<div><strong>Rev 169 - jshamlet</strong> (2 file(s) modified)</div><div>Corrected issue with CMP and SBC generating an inverted carry ...</div>~ /open8_urisc/trunk/VHDL/Open8.vhd<br />~ /open8_urisc/trunk/VHDL/Open8_pkg.vhd<br />
jshamlet
Fri, 13 Nov 2015 20:09:09 +0100
https://opencores.org/websvn//websvn/revision?repname=open8_urisc&path=%2Fopen8_urisc%2Ftrunk%2FVHDL%2F&rev=169
-
Fixed bug in interrupt logic that caused stack pointer to ...
https://opencores.org/websvn//websvn/revision?repname=open8_urisc&path=%2Fopen8_urisc%2Ftrunk%2FVHDL%2F&rev=153
<div><strong>Rev 153 - jshamlet</strong> (2 file(s) modified)</div><div>Fixed bug in interrupt logic that caused stack pointer to ...</div>~ /open8_urisc/trunk/VHDL/Open8.vhd<br />~ /open8_urisc/trunk/VHDL/Open8_pkg.vhd<br />
jshamlet
Sat, 25 Jun 2011 05:03:54 +0100
https://opencores.org/websvn//websvn/revision?repname=open8_urisc&path=%2Fopen8_urisc%2Ftrunk%2FVHDL%2F&rev=153
© copyright 1999-2026
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.