URL
https://opencores.org/ocsvn/socgen/socgen/trunk
Error creating feed file, please check write permissions.
socgen
WebSVN RSS feed - socgen
https://opencores.org/websvn//websvn/listing?repname=socgen&path=%2Fsocgen%2Ftrunk%2Fcommon%2Fopencores.org%2FTestbench%2Fdoc%2Fpng%2Fspi_model_def_sch.png&
Mon, 22 Jun 2026 21:16:57 +0100
FeedCreator 1.7.2
-
resynced with socgen, Release V1.0.0 changed tool lic to apache ...
https://opencores.org/websvn//websvn/revision?repname=socgen&path=%2Fsocgen%2Ftrunk%2Fcommon%2Fopencores.org%2FTestbench%2Fdoc%2Fpng%2F&rev=135
<div><strong>Rev 135 - jt_eaton</strong> (2303 file(s) modified)</div><div>resynced with socgen, Release V1.0.0 changed tool lic to apache ...</div>+ /socgen/trunk/both<br />+ /socgen/trunk/clean<br />+ /socgen/trunk/common/geda-project.org<br />+ /socgen/trunk/common/geda-project.org/gEDA<br />+ /socgen/trunk/common/geda-project.org/gEDA/frames<br />+ /socgen/trunk/common/geda-project.org/gEDA/frames/frame_320x240.sym<br />+ /socgen/trunk/common/geda-project.org/gEDA/frames/frame_640x480.sym<br />+ /socgen/trunk/common/geda-project.org/gEDA/frames/frame_800x600.sym<br />+ /socgen/trunk/common/geda-project.org/gEDA/frames/frame_1200x768.sym<br />+ /socgen/trunk/common/geda-project.org/gEDA/frames/frame_1280x960.sym<br />+ /socgen/trunk/common/geda-project.org/gEDA/frames/frame_1600x1200.sym<br />+ /socgen/trunk/common/geda-project.org/gEDA/frames/frame_3200x2400.sym<br />+ /socgen/trunk/common/geda-project.org/gEDA/logic<br />+ /socgen/trunk/common/geda-project.org/gEDA/logic/AND<br />+ /socgen/trunk/common/geda-project.org/gEDA/logic/AND/and2.sym<br />+ /socgen/trunk/common/geda-project.org/gEDA/logic/AND/and3.sym<br />+ /socgen/trunk/common/geda-project.org/gEDA/logic/AND/and4.sym<br />+ /socgen/trunk/common/geda-project.org/gEDA/logic/AND/and5.sym<br />+ /socgen/trunk/common/geda-project.org/gEDA/logic/AND/and6.sym<br />+ /socgen/trunk/common/geda-project.org/gEDA/logic/AND/and7.sym<br />+ /socgen/trunk/common/geda-project.org/gEDA/logic/AND/and8.sym<br />+ /socgen/trunk/common/geda-project.org/gEDA/logic/AND/and9.sym<br />+ /socgen/trunk/common/geda-project.org/gEDA/logic/AND/demorgan<br />+ /socgen/trunk/common/geda-project.org/gEDA/logic/AND/demorgan/and2.sym<br />+ /socgen/trunk/common/geda-project.org/gEDA/logic/AND/demorgan/and3.sym<br />+ /socgen/trunk/common/geda-project.org/gEDA/logic/AND/demorgan/and4.sym<br />+ /socgen/trunk/common/geda-project.org/gEDA/logic/AND/demorgan/and5.sym<br />+ /socgen/trunk/common/geda-project.org/gEDA/logic/AND/demorgan/and6.sym<br />+ /socgen/trunk/common/geda-project.org/gEDA/logic/AND/demorgan/and7.sym<br />+ /socgen/trunk/common/geda-project.org/gEDA/logic/AND/demorgan/and8.sym<br />+ /socgen/trunk/common/geda-project.org/gEDA/logic/AND/demorgan/and9.sym<br />+ /socgen/trunk/common/geda-project.org/gEDA/logic/INV<br />+ /socgen/trunk/common/geda-project.org/gEDA/logic/INV/not.sym<br />+ /socgen/trunk/common/geda-project.org/gEDA/logic/NAND<br />+ /socgen/trunk/common/geda-project.org/gEDA/logic/NAND/demorgan<br />+ /socgen/trunk/common/geda-project.org/gEDA/logic/NAND/demorgan/nand2.sym<br />+ /socgen/trunk/common/geda-project.org/gEDA/logic/NAND/demorgan/nand3.sym<br />+ /socgen/trunk/common/geda-project.org/gEDA/logic/NAND/demorgan/nand4.sym<br />+ /socgen/trunk/common/geda-project.org/gEDA/logic/NAND/demorgan/nand5.sym<br />+ /socgen/trunk/common/geda-project.org/gEDA/logic/NAND/demorgan/nand6.sym<br />+ /socgen/trunk/common/geda-project.org/gEDA/logic/NAND/demorgan/nand7.sym<br />+ /socgen/trunk/common/geda-project.org/gEDA/logic/NAND/demorgan/nand8.sym<br />+ /socgen/trunk/common/geda-project.org/gEDA/logic/NAND/demorgan/nand9.sym<br />+ /socgen/trunk/common/geda-project.org/gEDA/logic/NAND/nand2.sym<br />+ /socgen/trunk/common/geda-project.org/gEDA/logic/NAND/nand3.sym<br />+ /socgen/trunk/common/geda-project.org/gEDA/logic/NAND/nand4.sym<br />+ /socgen/trunk/common/geda-project.org/gEDA/logic/NAND/nand5.sym<br />+ /socgen/trunk/common/geda-project.org/gEDA/logic/NAND/nand6.sym<br />+ /socgen/trunk/common/geda-project.org/gEDA/logic/NAND/nand7.sym<br />+ /socgen/trunk/common/geda-project.org/gEDA/logic/NAND/nand8.sym<br />+ /socgen/trunk/common/geda-project.org/gEDA/logic/NAND/nand9.sym<br />+ /socgen/trunk/common/geda-project.org/gEDA/logic/NOR<br />+ /socgen/trunk/common/geda-project.org/gEDA/logic/NOR/demorgan<br />+ /socgen/trunk/common/geda-project.org/gEDA/logic/NOR/demorgan/nor2.sym<br />+ /socgen/trunk/common/geda-project.org/gEDA/logic/NOR/demorgan/nor3.sym<br />+ /socgen/trunk/common/geda-project.org/gEDA/logic/NOR/demorgan/nor4.sym<br />+ /socgen/trunk/common/geda-project.org/gEDA/logic/NOR/demorgan/nor5.sym<br />+ /socgen/trunk/common/geda-project.org/gEDA/logic/NOR/demorgan/nor6.sym<br />+ /socgen/trunk/common/geda-project.org/gEDA/logic/NOR/demorgan/nor7.sym<br />+ /socgen/trunk/common/geda-project.org/gEDA/logic/NOR/demorgan/nor8.sym<br />+ /socgen/trunk/common/geda-project.org/gEDA/logic/NOR/demorgan/nor9.sym<br />+ /socgen/trunk/common/geda-project.org/gEDA/logic/NOR/nor2.sym<br />+ /socgen/trunk/common/geda-project.org/gEDA/logic/NOR/nor3.sym<br />+ /socgen/trunk/common/geda-project.org/gEDA/logic/NOR/nor4.sym<br />+ /socgen/trunk/common/geda-project.org/gEDA/logic/NOR/nor5.sym<br />+ /socgen/trunk/common/geda-project.org/gEDA/logic/NOR/nor6.sym<br />+ /socgen/trunk/common/geda-project.org/gEDA/logic/NOR/nor7.sym<br />+ /socgen/trunk/common/geda-project.org/gEDA/logic/NOR/nor8.sym<br />+ /socgen/trunk/common/geda-project.org/gEDA/logic/NOR/nor9.sym<br />+ /socgen/trunk/common/geda-project.org/gEDA/logic/OR<br />+ /socgen/trunk/common/geda-project.org/gEDA/logic/OR/demorgan<br />+ /socgen/trunk/common/geda-project.org/gEDA/logic/OR/demorgan/or2.sym<br />+ /socgen/trunk/common/geda-project.org/gEDA/logic/OR/demorgan/or3.sym<br />+ /socgen/trunk/common/geda-project.org/gEDA/logic/OR/demorgan/or4.sym<br />+ /socgen/trunk/common/geda-project.org/gEDA/logic/OR/demorgan/or5.sym<br />+ /socgen/trunk/common/geda-project.org/gEDA/logic/OR/demorgan/or6.sym<br />+ /socgen/trunk/common/geda-project.org/gEDA/logic/OR/demorgan/or7.sym<br />+ /socgen/trunk/common/geda-project.org/gEDA/logic/OR/demorgan/or8.sym<br />+ /socgen/trunk/common/geda-project.org/gEDA/logic/OR/demorgan/or9.sym<br />+ /socgen/trunk/common/geda-project.org/gEDA/logic/OR/or2.sym<br />+ /socgen/trunk/common/geda-project.org/gEDA/logic/OR/or3.sym<br />+ /socgen/trunk/common/geda-project.org/gEDA/logic/OR/or4.sym<br />+ /socgen/trunk/common/geda-project.org/gEDA/logic/OR/or5.sym<br />+ /socgen/trunk/common/geda-project.org/gEDA/logic/OR/or6.sym<br />+ /socgen/trunk/common/geda-project.org/gEDA/logic/OR/or7.sym<br />+ /socgen/trunk/common/geda-project.org/gEDA/logic/OR/or8.sym<br />+ /socgen/trunk/common/geda-project.org/gEDA/logic/OR/or9.sym<br />+ /socgen/trunk/common/geda-project.org/gEDA/logic/PORTS<br />+ /socgen/trunk/common/geda-project.org/gEDA/logic/PORTS/in_port.sym<br />+ /socgen/trunk/common/geda-project.org/gEDA/logic/PORTS/in_port_vector.sym<br />+ /socgen/trunk/common/geda-project.org/gEDA/logic/PORTS/io_port.sym<br />+ /socgen/trunk/common/geda-project.org/gEDA/logic/PORTS/io_port_vector.sym<br />+ /socgen/trunk/common/geda-project.org/gEDA/logic/PORTS/out_port.sym<br />+ /socgen/trunk/common/geda-project.org/gEDA/logic/PORTS/out_port_vector.sym<br />+ /socgen/trunk/common/geda-project.org/gEDA/logic/XNOR<br />+ /socgen/trunk/common/geda-project.org/gEDA/logic/XNOR/xnor2.sym<br />+ /socgen/trunk/common/geda-project.org/gEDA/logic/XNOR/xnor3.sym<br />+ /socgen/trunk/common/geda-project.org/gEDA/logic/XNOR/xnor4.sym<br />+ /socgen/trunk/common/geda-project.org/gEDA/logic/XNOR/xnor5.sym<br />+ /socgen/trunk/common/geda-project.org/gEDA/logic/XNOR/xnor6.sym<br />+ /socgen/trunk/common/geda-project.org/gEDA/logic/XNOR/xnor7.sym<br />+ /socgen/trunk/common/geda-project.org/gEDA/logic/XNOR/xnor8.sym<br />+ /socgen/trunk/common/geda-project.org/gEDA/logic/XNOR/xnor9.sym<br />+ /socgen/trunk/common/geda-project.org/gEDA/logic/XOR<br />+ /socgen/trunk/common/geda-project.org/gEDA/logic/XOR/xor2.sym<br />+ /socgen/trunk/common/geda-project.org/gEDA/logic/XOR/xor3.sym<br />+ /socgen/trunk/common/geda-project.org/gEDA/logic/XOR/xor4.sym<br />+ /socgen/trunk/common/geda-project.org/gEDA/logic/XOR/xor5.sym<br />+ /socgen/trunk/common/geda-project.org/gEDA/logic/XOR/xor6.sym<br />+ /socgen/trunk/common/geda-project.org/gEDA/logic/XOR/xor7.sym<br />+ /socgen/trunk/common/geda-project.org/gEDA/logic/XOR/xor8.sym<br />+ /socgen/trunk/common/geda-project.org/gEDA/logic/XOR/xor9.sym<br />+ /socgen/trunk/common/geda-project.org/symbols<br />+ /socgen/trunk/common/geda-project.org/symbols/license<br />+ /socgen/trunk/common/geda-project.org/symbols/license/LICENSE-2.0.txt<br />+ /socgen/trunk/common/geda-project.org/symbols/primitives<br />+ /socgen/trunk/common/geda-project.org/symbols/primitives/gates<br />+ /socgen/trunk/common/geda-project.org/symbols/primitives/gates/xml<br />+ /socgen/trunk/common/geda-project.org/symbols/primitives/gates/xml/gates_def.xml<br />+ /socgen/trunk/common/geda-project.org/symbols/primitives/pads<br />+ /socgen/trunk/common/geda-project.org/symbols/primitives/pads/xml<br />+ /socgen/trunk/common/geda-project.org/symbols/primitives/pads/xml/pads_def.xml<br />+ /socgen/trunk/common/geda-project.org/symbols/primitives/pins<br />+ /socgen/trunk/common/geda-project.org/symbols/primitives/pins/xml<br />+ /socgen/trunk/common/geda-project.org/symbols/primitives/pins/xml/pins_def.xml<br />+ /socgen/trunk/common/opencores.org/Busdefs/adhoc<br />+ /socgen/trunk/common/opencores.org/Busdefs/adhoc/componentCfg.xml<br />+ /socgen/trunk/common/opencores.org/Busdefs/adhoc/doc<br />+ /socgen/trunk/common/opencores.org/Busdefs/adhoc/doc/Heda<br />+ /socgen/trunk/common/opencores.org/Busdefs/adhoc/doc/Heda/absDef<br />+ /socgen/trunk/common/opencores.org/Busdefs/adhoc/doc/Heda/absDef/enable_rtl.txt<br />+ /socgen/trunk/common/opencores.org/Busdefs/adhoc/doc/Heda/busDef<br />+ /socgen/trunk/common/opencores.org/Busdefs/adhoc/doc/Heda/busDef/enable_def.txt<br />+ /socgen/trunk/common/opencores.org/Busdefs/adhoc/xml<br />+ /socgen/trunk/common/opencores.org/Busdefs/adhoc/xml/adhoc_def.busDefinition.xml<br />+ /socgen/trunk/common/opencores.org/Busdefs/adhoc/xml/adhoc_def_rtl.abstractionDefinition.xml<br />+ /socgen/trunk/common/opencores.org/Busdefs/axi<br />+ /socgen/trunk/common/opencores.org/Busdefs/axi/componentCfg.xml<br />+ /socgen/trunk/common/opencores.org/Busdefs/axi/xml<br />+ /socgen/trunk/common/opencores.org/Busdefs/axi/xml/axi_4_bus_def.busDefinition.xml<br />+ /socgen/trunk/common/opencores.org/Busdefs/axi/xml/axi_4_bus_def_rtl.abstractionDefinition.xml<br />~ /socgen/trunk/common/opencores.org/Busdefs/clock/componentCfg.xml<br />~ /socgen/trunk/common/opencores.org/Busdefs/clock/xml/clock_def.busDefinition.xml<br />~ /socgen/trunk/common/opencores.org/Busdefs/clock/xml/clock_def_rtl.abstractionDefinition.xml<br />~ /socgen/trunk/common/opencores.org/Busdefs/enable/componentCfg.xml<br />~ /socgen/trunk/common/opencores.org/Busdefs/enable/xml/enable_def.busDefinition.xml<br />~ /socgen/trunk/common/opencores.org/Busdefs/enable/xml/enable_def_rtl.abstractionDefinition.xml<br />~ /socgen/trunk/common/opencores.org/Busdefs/ext_bus/componentCfg.xml<br />~ /socgen/trunk/common/opencores.org/Busdefs/ext_bus/xml/ext_bus_def.busDefinition.xml<br />~ /socgen/trunk/common/opencores.org/Busdefs/ext_bus/xml/ext_bus_def_rtl.abstractionDefinition.xml<br />~ /socgen/trunk/common/opencores.org/Busdefs/micro_bus/componentCfg.xml<br />~ /socgen/trunk/common/opencores.org/Busdefs/micro_bus/xml/micro_bus_def.busDefinition.xml<br />~ /socgen/trunk/common/opencores.org/Busdefs/micro_bus/xml/micro_bus_def_rtl.abstractionDefinition.xml<br />~ /socgen/trunk/common/opencores.org/Busdefs/or1k/componentCfg.xml<br />~ /socgen/trunk/common/opencores.org/Busdefs/or1k/xml/or1k_cpu.busDefinition.xml<br />~ /socgen/trunk/common/opencores.org/Busdefs/or1k/xml/or1k_cpu_rtl.abstractionDefinition.xml<br />~ /socgen/trunk/common/opencores.org/Busdefs/or1k/xml/or1k_dbg.busDefinition.xml<br />~ /socgen/trunk/common/opencores.org/Busdefs/or1k/xml/or1k_dbg_rtl.abstractionDefinition.xml<br />~ /socgen/trunk/common/opencores.org/Busdefs/or1k/xml/or1k_spr.busDefinition.xml<br />~ /socgen/trunk/common/opencores.org/Busdefs/or1k/xml/or1k_spr_rtl.abstractionDefinition.xml<br />~ /socgen/trunk/common/opencores.org/Busdefs/pad/componentCfg.xml<br />~ /socgen/trunk/common/opencores.org/Busdefs/pad/xml/pad_def.busDefinition.xml<br />~ /socgen/trunk/common/opencores.org/Busdefs/pad/xml/pad_def_rtl.abstractionDefinition.xml<br />~ /socgen/trunk/common/opencores.org/Busdefs/pad/xml/pad_mux_rtl.abstractionDefinition.xml<br />~ /socgen/trunk/common/opencores.org/Busdefs/pad/xml/pad_ring_rtl.abstractionDefinition.xml<br />~ /socgen/trunk/common/opencores.org/Busdefs/ps2/componentCfg.xml<br />~ /socgen/trunk/common/opencores.org/Busdefs/ps2/xml/ps2_def.busDefinition.xml<br />~ /socgen/trunk/common/opencores.org/Busdefs/ps2/xml/ps2_def_rtl.abstractionDefinition.xml<br />~ /socgen/trunk/common/opencores.org/Busdefs/reset/componentCfg.xml<br />~ /socgen/trunk/common/opencores.org/Busdefs/reset/xml/reset_def.busDefinition.xml<br />~ /socgen/trunk/common/opencores.org/Busdefs/reset/xml/reset_def_rtl.abstractionDefinition.xml<br />+ /socgen/trunk/common/opencores.org/Busdefs/spi<br />+ /socgen/trunk/common/opencores.org/Busdefs/spi/componentCfg.xml<br />+ /socgen/trunk/common/opencores.org/Busdefs/spi/doc<br />+ /socgen/trunk/common/opencores.org/Busdefs/spi/doc/Heda<br />+ /socgen/trunk/common/opencores.org/Busdefs/spi/doc/Heda/absDef<br />+ /socgen/trunk/common/opencores.org/Busdefs/spi/doc/Heda/absDef/ps2_rtl.txt<br />+ /socgen/trunk/common/opencores.org/Busdefs/spi/doc/Heda/busDef<br />+ /socgen/trunk/common/opencores.org/Busdefs/spi/doc/Heda/busDef/ps2_def.txt<br />+ /socgen/trunk/common/opencores.org/Busdefs/spi/xml<br />+ /socgen/trunk/common/opencores.org/Busdefs/spi/xml/spi_def.busDefinition.xml<br />+ /socgen/trunk/common/opencores.org/Busdefs/spi/xml/spi_def_rtl.abstractionDefinition.xml<br />~ /socgen/trunk/common/opencores.org/Busdefs/uart/componentCfg.xml<br />~ /socgen/trunk/common/opencores.org/Busdefs/uart/xml/uart_def.busDefinition.xml<br />~ /socgen/trunk/common/opencores.org/Busdefs/uart/xml/uart_def_rtl.abstractionDefinition.xml<br />~ /socgen/trunk/common/opencores.org/Busdefs/vga/componentCfg.xml<br />~ /socgen/trunk/common/opencores.org/Busdefs/vga/xml/vga_def.busDefinition.xml<br />~ /socgen/trunk/common/opencores.org/Busdefs/vga/xml/vga_def_rtl.abstractionDefinition.xml<br />- /socgen/trunk/common/opencores.org/cde/bin<br />+ /socgen/trunk/common/opencores.org/cde/doc/html<br />+ /socgen/trunk/common/opencores.org/cde/doc/html/cde_and_def.html<br />+ /socgen/trunk/common/opencores.org/cde/doc/html/cde_buf_def.html<br />+ /socgen/trunk/common/opencores.org/cde/doc/html/cde_inv_def.html<br />+ /socgen/trunk/common/opencores.org/cde/doc/html/cde_mux_def.html<br />+ /socgen/trunk/common/opencores.org/cde/doc/html/cde_nand_def.html<br />+ /socgen/trunk/common/opencores.org/cde/doc/html/cde_nor_def.html<br />+ /socgen/trunk/common/opencores.org/cde/doc/html/cde_or_def.html<br />+ /socgen/trunk/common/opencores.org/cde/doc/html/cde_pad_in_dig.html<br />+ /socgen/trunk/common/opencores.org/cde/doc/html/cde_pad_od_dig.html<br />+ /socgen/trunk/common/opencores.org/cde/doc/html/cde_pad_out_dig.html<br />+ /socgen/trunk/common/opencores.org/cde/doc/html/cde_pad_se_dig.html<br />+ /socgen/trunk/common/opencores.org/cde/doc/html/cde_pad_tri_dig.html<br />+ /socgen/trunk/common/opencores.org/cde/doc/html/cde_reg_def.html<br />+ /socgen/trunk/common/opencores.org/cde/doc/html/cde_reg_rst.html<br />+ /socgen/trunk/common/opencores.org/cde/doc/html/cde_reg_set.html<br />+ /socgen/trunk/common/opencores.org/cde/doc/html/cde_xnor_def.html<br />+ /socgen/trunk/common/opencores.org/cde/doc/html/cde_xor_def.html<br />~ /socgen/trunk/common/opencores.org/cde/ip/clock/componentCfg.xml<br />- /socgen/trunk/common/opencores.org/cde/ip/clock/doc/Geda<br />~ /socgen/trunk/common/opencores.org/cde/ip/clock/doc/html/cde_clock_dll.html<br />~ /socgen/trunk/common/opencores.org/cde/ip/clock/doc/html/cde_clock_gater.html<br />~ /socgen/trunk/common/opencores.org/cde/ip/clock/doc/html/cde_clock_sys.html<br />- /socgen/trunk/common/opencores.org/cde/ip/clock/doc/html/cde_clock_testmux.html<br />+ /socgen/trunk/common/opencores.org/cde/ip/clock/doc/png/cde_clock_dll_sch.png<br />+ /socgen/trunk/common/opencores.org/cde/ip/clock/doc/png/cde_clock_dll_sym.png<br />+ /socgen/trunk/common/opencores.org/cde/ip/clock/doc/png/cde_clock_gater_sch.png<br />+ /socgen/trunk/common/opencores.org/cde/ip/clock/doc/png/cde_clock_gater_sym.png<br />+ /socgen/trunk/common/opencores.org/cde/ip/clock/doc/png/cde_clock_sys_sch.png<br />+ /socgen/trunk/common/opencores.org/cde/ip/clock/doc/png/cde_clock_sys_sym.png<br />- /socgen/trunk/common/opencores.org/cde/ip/clock/doc/png/cde_clock_testmux_sym.png<br />+ /socgen/trunk/common/opencores.org/cde/ip/clock/doc/sch/cde_clock_dll.sch<br />~ /socgen/trunk/common/opencores.org/cde/ip/clock/doc/sch/cde_clock_gater.sch<br />+ /socgen/trunk/common/opencores.org/cde/ip/clock/doc/sym/cde_clock_dll.sym<br />+ /socgen/trunk/common/opencores.org/cde/ip/clock/doc/sym/cde_clock_gater.sym<br />+ /socgen/trunk/common/opencores.org/cde/ip/clock/doc/sym/cde_clock_sys.sym<br />- /socgen/trunk/common/opencores.org/cde/ip/clock/doc/sym/cde_clock_testmux.sym<br />~ /socgen/trunk/common/opencores.org/cde/ip/clock/rtl/xml/cde_clock_dll.xml<br />~ /socgen/trunk/common/opencores.org/cde/ip/clock/rtl/xml/cde_clock_gater.xml<br />~ /socgen/trunk/common/opencores.org/cde/ip/clock/rtl/xml/cde_clock_sys.design.xml<br />~ /socgen/trunk/common/opencores.org/cde/ip/clock/rtl/xml/cde_clock_sys.xml<br />~ /socgen/trunk/common/opencores.org/cde/ip/clock/rtl/xml/cde_clock_testmux.xml<br />+ /socgen/trunk/common/opencores.org/cde/ip/clock/sim<br />+ /socgen/trunk/common/opencores.org/cde/ip/clock/sim/testbenches<br />+ /socgen/trunk/common/opencores.org/cde/ip/clock/sim/testbenches/verilog<br />+ /socgen/trunk/common/opencores.org/cde/ip/clock/sim/testbenches/verilog/tb.rpc_2<br />+ /socgen/trunk/common/opencores.org/cde/ip/clock/sim/testbenches/xml<br />+ /socgen/trunk/common/opencores.org/cde/ip/clock/sim/testbenches/xml/cde_clock_bfm.design.xml<br />+ /socgen/trunk/common/opencores.org/cde/ip/clock/sim/testbenches/xml/cde_clock_sys_lint.xml<br />~ /socgen/trunk/common/opencores.org/cde/ip/divider/componentCfg.xml<br />- /socgen/trunk/common/opencores.org/cde/ip/divider/doc/Geda<br />~ /socgen/trunk/common/opencores.org/cde/ip/divider/doc/html/cde_divider_def.html<br />+ /socgen/trunk/common/opencores.org/cde/ip/divider/doc/png<br />+ /socgen/trunk/common/opencores.org/cde/ip/divider/doc/png/cde_divider_def_sch.png<br />+ /socgen/trunk/common/opencores.org/cde/ip/divider/doc/png/cde_divider_def_sym.png<br />+ /socgen/trunk/common/opencores.org/cde/ip/divider/doc/sch<br />+ /socgen/trunk/common/opencores.org/cde/ip/divider/doc/sch/cde_divider_def.sch<br />+ /socgen/trunk/common/opencores.org/cde/ip/divider/doc/sym<br />+ /socgen/trunk/common/opencores.org/cde/ip/divider/doc/sym/cde_divider_def.sym<br />~ /socgen/trunk/common/opencores.org/cde/ip/divider/rtl/xml/cde_divider_def.xml<br />~ /socgen/trunk/common/opencores.org/cde/ip/fifo/componentCfg.xml<br />- /socgen/trunk/common/opencores.org/cde/ip/fifo/doc/Geda<br />~ /socgen/trunk/common/opencores.org/cde/ip/fifo/doc/html/cde_fifo_def.html<br />+ /socgen/trunk/common/opencores.org/cde/ip/fifo/doc/png<br />+ /socgen/trunk/common/opencores.org/cde/ip/fifo/doc/png/cde_fifo_def_sch.png<br />+ /socgen/trunk/common/opencores.org/cde/ip/fifo/doc/png/cde_fifo_def_sym.png<br />+ /socgen/trunk/common/opencores.org/cde/ip/fifo/doc/png/cde_fifo_ucb_sch.png<br />+ /socgen/trunk/common/opencores.org/cde/ip/fifo/doc/png/cde_fifo_ucb_sym.png<br />+ /socgen/trunk/common/opencores.org/cde/ip/fifo/doc/sch<br />+ /socgen/trunk/common/opencores.org/cde/ip/fifo/doc/sch/cde_fifo_def.sch<br />+ /socgen/trunk/common/opencores.org/cde/ip/fifo/doc/sch/cde_fifo_ucb.sch<br />+ /socgen/trunk/common/opencores.org/cde/ip/fifo/doc/sym<br />+ /socgen/trunk/common/opencores.org/cde/ip/fifo/doc/sym/cde_fifo_def.sym<br />~ /socgen/trunk/common/opencores.org/cde/ip/fifo/rtl/xml/cde_fifo_def.design.xml<br />~ /socgen/trunk/common/opencores.org/cde/ip/fifo/rtl/xml/cde_fifo_def.xml<br />- /socgen/trunk/common/opencores.org/cde/ip/fifo/sim/bin<br />~ /socgen/trunk/common/opencores.org/cde/ip/fifo/sim/icarus/default/test_define<br />~ /socgen/trunk/common/opencores.org/cde/ip/fifo/sim/icarus/default/wave.sav<br />+ /socgen/trunk/common/opencores.org/cde/ip/fifo/sim/testbenches/verilog<br />+ /socgen/trunk/common/opencores.org/cde/ip/fifo/sim/testbenches/verilog/tb<br />~ /socgen/trunk/common/opencores.org/cde/ip/fifo/sim/testbenches/xml/cde_fifo_bfm.design.xml<br />~ /socgen/trunk/common/opencores.org/cde/ip/fifo/sim/testbenches/xml/cde_fifo_def_dut.params.xml<br />~ /socgen/trunk/common/opencores.org/cde/ip/fifo/sim/testbenches/xml/cde_fifo_def_lint.xml<br />~ /socgen/trunk/common/opencores.org/cde/ip/fifo/sim/testbenches/xml/cde_fifo_def_tb.xml<br />~ /socgen/trunk/common/opencores.org/cde/ip/fifo/sim/testbenches/xml/fifo_def_duth.design.xml<br />+ /socgen/trunk/common/opencores.org/cde/ip/gates<br />+ /socgen/trunk/common/opencores.org/cde/ip/gates/componentCfg.xml<br />+ /socgen/trunk/common/opencores.org/cde/ip/gates/doc<br />+ /socgen/trunk/common/opencores.org/cde/ip/gates/doc/gafrc<br />+ /socgen/trunk/common/opencores.org/cde/ip/gates/doc/html<br />+ /socgen/trunk/common/opencores.org/cde/ip/gates/doc/html/cde_gates_and.html<br />+ /socgen/trunk/common/opencores.org/cde/ip/gates/doc/html/cde_gates_buf.html<br />+ /socgen/trunk/common/opencores.org/cde/ip/gates/doc/html/cde_gates_inv.html<br />+ /socgen/trunk/common/opencores.org/cde/ip/gates/doc/html/cde_gates_mux.html<br />+ /socgen/trunk/common/opencores.org/cde/ip/gates/doc/html/cde_gates_nand.html<br />+ /socgen/trunk/common/opencores.org/cde/ip/gates/doc/html/cde_gates_nor.html<br />+ /socgen/trunk/common/opencores.org/cde/ip/gates/doc/html/cde_gates_or.html<br />+ /socgen/trunk/common/opencores.org/cde/ip/gates/doc/html/cde_gates_xnor.html<br />+ /socgen/trunk/common/opencores.org/cde/ip/gates/doc/html/cde_gates_xor.html<br />+ /socgen/trunk/common/opencores.org/cde/ip/gates/doc/mk_png<br />+ /socgen/trunk/common/opencores.org/cde/ip/gates/doc/png<br />+ /socgen/trunk/common/opencores.org/cde/ip/gates/doc/png/cde_gates_and_demorgan_sym.png<br />+ /socgen/trunk/common/opencores.org/cde/ip/gates/doc/png/cde_gates_and_sch.png<br />+ /socgen/trunk/common/opencores.org/cde/ip/gates/doc/png/cde_gates_and_sym.png<br />+ /socgen/trunk/common/opencores.org/cde/ip/gates/doc/png/cde_gates_buf_sch.png<br />+ /socgen/trunk/common/opencores.org/cde/ip/gates/doc/png/cde_gates_buf_sym.png<br />+ /socgen/trunk/common/opencores.org/cde/ip/gates/doc/png/cde_gates_buf_vector_sym.png<br />+ /socgen/trunk/common/opencores.org/cde/ip/gates/doc/png/cde_gates_inv_sch.png<br />+ /socgen/trunk/common/opencores.org/cde/ip/gates/doc/png/cde_gates_inv_sym.png<br />+ /socgen/trunk/common/opencores.org/cde/ip/gates/doc/png/cde_gates_inv_vector_sym.png<br />+ /socgen/trunk/common/opencores.org/cde/ip/gates/doc/png/cde_gates_mux_sch.png<br />+ /socgen/trunk/common/opencores.org/cde/ip/gates/doc/png/cde_gates_mux_sym.png<br />+ /socgen/trunk/common/opencores.org/cde/ip/gates/doc/png/cde_gates_nand_demorgan_sym.png<br />+ /socgen/trunk/common/opencores.org/cde/ip/gates/doc/png/cde_gates_nand_sch.png<br />+ /socgen/trunk/common/opencores.org/cde/ip/gates/doc/png/cde_gates_nand_sym.png<br />+ /socgen/trunk/common/opencores.org/cde/ip/gates/doc/png/cde_gates_nor_demorgan_sym.png<br />+ /socgen/trunk/common/opencores.org/cde/ip/gates/doc/png/cde_gates_nor_sch.png<br />+ /socgen/trunk/common/opencores.org/cde/ip/gates/doc/png/cde_gates_nor_sym.png<br />+ /socgen/trunk/common/opencores.org/cde/ip/gates/doc/png/cde_gates_or_demorgan_sym.png<br />+ /socgen/trunk/common/opencores.org/cde/ip/gates/doc/png/cde_gates_or_sch.png<br />+ /socgen/trunk/common/opencores.org/cde/ip/gates/doc/png/cde_gates_or_sym.png<br />+ /socgen/trunk/common/opencores.org/cde/ip/gates/doc/png/cde_gates_xnor_sch.png<br />+ /socgen/trunk/common/opencores.org/cde/ip/gates/doc/png/cde_gates_xnor_sym.png<br />+ /socgen/trunk/common/opencores.org/cde/ip/gates/doc/png/cde_gates_xor_sch.png<br />+ /socgen/trunk/common/opencores.org/cde/ip/gates/doc/png/cde_gates_xor_sym.png<br />+ /socgen/trunk/common/opencores.org/cde/ip/gates/doc/sch<br />+ /socgen/trunk/common/opencores.org/cde/ip/gates/doc/sch/cde_gates_and.sch<br />+ /socgen/trunk/common/opencores.org/cde/ip/gates/doc/sch/cde_gates_buf.sch<br />+ /socgen/trunk/common/opencores.org/cde/ip/gates/doc/sch/cde_gates_inv.sch<br />+ /socgen/trunk/common/opencores.org/cde/ip/gates/doc/sch/cde_gates_mux.sch<br />+ /socgen/trunk/common/opencores.org/cde/ip/gates/doc/sch/cde_gates_nand.sch<br />+ /socgen/trunk/common/opencores.org/cde/ip/gates/doc/sch/cde_gates_nor.sch<br />+ /socgen/trunk/common/opencores.org/cde/ip/gates/doc/sch/cde_gates_or.sch<br />+ /socgen/trunk/common/opencores.org/cde/ip/gates/doc/sch/cde_gates_xnor.sch<br />+ /socgen/trunk/common/opencores.org/cde/ip/gates/doc/sch/cde_gates_xor.sch<br />+ /socgen/trunk/common/opencores.org/cde/ip/gates/doc/sym<br />+ /socgen/trunk/common/opencores.org/cde/ip/gates/doc/sym/cde_gates_and.sym<br />+ /socgen/trunk/common/opencores.org/cde/ip/gates/doc/sym/cde_gates_and_demorgan.sym<br />+ /socgen/trunk/common/opencores.org/cde/ip/gates/doc/sym/cde_gates_buf.sym<br />+ /socgen/trunk/common/opencores.org/cde/ip/gates/doc/sym/cde_gates_buf_vector.sym<br />+ /socgen/trunk/common/opencores.org/cde/ip/gates/doc/sym/cde_gates_inv.sym<br />+ /socgen/trunk/common/opencores.org/cde/ip/gates/doc/sym/cde_gates_inv_vector.sym<br />+ /socgen/trunk/common/opencores.org/cde/ip/gates/doc/sym/cde_gates_mux.sym<br />+ /socgen/trunk/common/opencores.org/cde/ip/gates/doc/sym/cde_gates_nand.sym<br />+ /socgen/trunk/common/opencores.org/cde/ip/gates/doc/sym/cde_gates_nand_demorgan.sym<br />+ /socgen/trunk/common/opencores.org/cde/ip/gates/doc/sym/cde_gates_nor.sym<br />+ /socgen/trunk/common/opencores.org/cde/ip/gates/doc/sym/cde_gates_nor_demorgan.sym<br />+ /socgen/trunk/common/opencores.org/cde/ip/gates/doc/sym/cde_gates_or.sym<br />+ /socgen/trunk/common/opencores.org/cde/ip/gates/doc/sym/cde_gates_or_demorgan.sym<br />+ /socgen/trunk/common/opencores.org/cde/ip/gates/doc/sym/cde_gates_xnor.sym<br />+ /socgen/trunk/common/opencores.org/cde/ip/gates/doc/sym/cde_gates_xor.sym<br />+ /socgen/trunk/common/opencores.org/cde/ip/gates/rtl<br />+ /socgen/trunk/common/opencores.org/cde/ip/gates/rtl/verilog<br />+ /socgen/trunk/common/opencores.org/cde/ip/gates/rtl/verilog/and<br />+ /socgen/trunk/common/opencores.org/cde/ip/gates/rtl/verilog/buf<br />+ /socgen/trunk/common/opencores.org/cde/ip/gates/rtl/verilog/copyright<br />+ /socgen/trunk/common/opencores.org/cde/ip/gates/rtl/verilog/inv<br />+ /socgen/trunk/common/opencores.org/cde/ip/gates/rtl/verilog/mux<br />+ /socgen/trunk/common/opencores.org/cde/ip/gates/rtl/verilog/nand<br />+ /socgen/trunk/common/opencores.org/cde/ip/gates/rtl/verilog/nor<br />+ /socgen/trunk/common/opencores.org/cde/ip/gates/rtl/verilog/or<br />+ /socgen/trunk/common/opencores.org/cde/ip/gates/rtl/verilog/xnor<br />+ /socgen/trunk/common/opencores.org/cde/ip/gates/rtl/verilog/xor<br />+ /socgen/trunk/common/opencores.org/cde/ip/gates/rtl/xml<br />+ /socgen/trunk/common/opencores.org/cde/ip/gates/rtl/xml/cde_gates_and.xml<br />+ /socgen/trunk/common/opencores.org/cde/ip/gates/rtl/xml/cde_gates_buf.xml<br />+ /socgen/trunk/common/opencores.org/cde/ip/gates/rtl/xml/cde_gates_inv.xml<br />+ /socgen/trunk/common/opencores.org/cde/ip/gates/rtl/xml/cde_gates_mux.xml<br />+ /socgen/trunk/common/opencores.org/cde/ip/gates/rtl/xml/cde_gates_nand.xml<br />+ /socgen/trunk/common/opencores.org/cde/ip/gates/rtl/xml/cde_gates_nor.xml<br />+ /socgen/trunk/common/opencores.org/cde/ip/gates/rtl/xml/cde_gates_or.xml<br />+ /socgen/trunk/common/opencores.org/cde/ip/gates/rtl/xml/cde_gates_xnor.xml<br />+ /socgen/trunk/common/opencores.org/cde/ip/gates/rtl/xml/cde_gates_xor.xml<br />+ /socgen/trunk/common/opencores.org/cde/ip/gates/sim<br />+ /socgen/trunk/common/opencores.org/cde/ip/gates/sim/testbenches<br />+ /socgen/trunk/common/opencores.org/cde/ip/gates/sim/testbenches/xml<br />+ /socgen/trunk/common/opencores.org/cde/ip/gates/sim/testbenches/xml/cde_gates_bfm.design.xml<br />+ /socgen/trunk/common/opencores.org/cde/ip/gates/sim/testbenches/xml/cde_gates_sys_lint.xml<br />- /socgen/trunk/common/opencores.org/cde/ip/jtag/bin<br />+ /socgen/trunk/common/opencores.org/cde/ip/jtag/busDef/xml/jtag_def.busDefinition.xml<br />~ /socgen/trunk/common/opencores.org/cde/ip/jtag/busDef/xml/jtag_rpc.busDefinition.xml<br />~ /socgen/trunk/common/opencores.org/cde/ip/jtag/busDef/xml/jtag_rpc_classic_rtl.abstractionDefinition.xml<br />~ /socgen/trunk/common/opencores.org/cde/ip/jtag/busDef/xml/jtag_rpc_rtl.abstractionDefinition.xml<br />~ /socgen/trunk/common/opencores.org/cde/ip/jtag/componentCfg.xml<br />- /socgen/trunk/common/opencores.org/cde/ip/jtag/doc/Geda<br />+ /socgen/trunk/common/opencores.org/cde/ip/jtag/doc/html/cde_jtag_classic_cmd_sync.html<br />~ /socgen/trunk/common/opencores.org/cde/ip/jtag/doc/html/cde_jtag_classic_rpc_in_reg.html<br />~ /socgen/trunk/common/opencores.org/cde/ip/jtag/doc/html/cde_jtag_classic_rpc_reg.html<br />~ /socgen/trunk/common/opencores.org/cde/ip/jtag/doc/html/cde_jtag_classic_sync.html<br />~ /socgen/trunk/common/opencores.org/cde/ip/jtag/doc/html/cde_jtag_rpc_in_reg.html<br />~ /socgen/trunk/common/opencores.org/cde/ip/jtag/doc/html/cde_jtag_rpc_reg.html<br />- /socgen/trunk/common/opencores.org/cde/ip/jtag/doc/html/cde_jtag_sync.html<br />~ /socgen/trunk/common/opencores.org/cde/ip/jtag/doc/html/cde_jtag_tap.html<br />+ /socgen/trunk/common/opencores.org/cde/ip/jtag/doc/html/cde_jtag_tap_logic.html<br />+ /socgen/trunk/common/opencores.org/cde/ip/jtag/doc/html/cde_jtag_tap_sm.html<br />+ /socgen/trunk/common/opencores.org/cde/ip/jtag/doc/png/cde_jtag_classic_cmd_sync_sch.png<br />+ /socgen/trunk/common/opencores.org/cde/ip/jtag/doc/png/cde_jtag_classic_cmd_sync_sym.png<br />+ /socgen/trunk/common/opencores.org/cde/ip/jtag/doc/png/cde_jtag_classic_rpc_in_reg_sch.png<br />+ /socgen/trunk/common/opencores.org/cde/ip/jtag/doc/png/cde_jtag_classic_rpc_in_reg_sym.png<br />+ /socgen/trunk/common/opencores.org/cde/ip/jtag/doc/png/cde_jtag_classic_rpc_reg_sch.png<br />+ /socgen/trunk/common/opencores.org/cde/ip/jtag/doc/png/cde_jtag_classic_rpc_reg_sym.png<br />+ /socgen/trunk/common/opencores.org/cde/ip/jtag/doc/png/cde_jtag_classic_sync_sch.png<br />+ /socgen/trunk/common/opencores.org/cde/ip/jtag/doc/png/cde_jtag_classic_sync_sym.png<br />+ /socgen/trunk/common/opencores.org/cde/ip/jtag/doc/png/cde_jtag_rpc_in_reg_sch.png<br />+ /socgen/trunk/common/opencores.org/cde/ip/jtag/doc/png/cde_jtag_rpc_in_reg_sym.png<br />+ /socgen/trunk/common/opencores.org/cde/ip/jtag/doc/png/cde_jtag_rpc_reg_sch.png<br />+ /socgen/trunk/common/opencores.org/cde/ip/jtag/doc/png/cde_jtag_rpc_reg_sym.png<br />+ /socgen/trunk/common/opencores.org/cde/ip/jtag/doc/png/cde_jtag_tap_logic_sch.png<br />+ /socgen/trunk/common/opencores.org/cde/ip/jtag/doc/png/cde_jtag_tap_logic_sym.png<br />+ /socgen/trunk/common/opencores.org/cde/ip/jtag/doc/png/cde_jtag_tap_sch.png<br />+ /socgen/trunk/common/opencores.org/cde/ip/jtag/doc/png/cde_jtag_tap_sm_sch.png<br />+ /socgen/trunk/common/opencores.org/cde/ip/jtag/doc/png/cde_jtag_tap_sm_sym.png<br />+ /socgen/trunk/common/opencores.org/cde/ip/jtag/doc/png/cde_jtag_tap_sym.png<br />+ /socgen/trunk/common/opencores.org/cde/ip/jtag/doc/sch/cde_jtag_classic_cmd_sync.sch<br />~ /socgen/trunk/common/opencores.org/cde/ip/jtag/doc/sch/cde_jtag_classic_rpc_in_reg.sch<br />~ /socgen/trunk/common/opencores.org/cde/ip/jtag/doc/sch/cde_jtag_classic_rpc_reg.sch<br />+ /socgen/trunk/common/opencores.org/cde/ip/jtag/doc/sch/cde_jtag_classic_sync.sch<br />~ /socgen/trunk/common/opencores.org/cde/ip/jtag/doc/sch/cde_jtag_rpc_in_reg.sch<br />~ /socgen/trunk/common/opencores.org/cde/ip/jtag/doc/sch/cde_jtag_rpc_reg.sch<br />+ /socgen/trunk/common/opencores.org/cde/ip/jtag/doc/sch/cde_jtag_tap.sch<br />+ /socgen/trunk/common/opencores.org/cde/ip/jtag/doc/sch/cde_jtag_tap_logic.sch<br />+ /socgen/trunk/common/opencores.org/cde/ip/jtag/doc/sch/cde_jtag_tap_sm.sch<br />+ /socgen/trunk/common/opencores.org/cde/ip/jtag/doc/sym<br />+ /socgen/trunk/common/opencores.org/cde/ip/jtag/doc/sym/cde_jtag_classic_cmd_sync.sym<br />+ /socgen/trunk/common/opencores.org/cde/ip/jtag/doc/sym/cde_jtag_classic_rpc_in_reg.sym<br />+ /socgen/trunk/common/opencores.org/cde/ip/jtag/doc/sym/cde_jtag_classic_rpc_reg.sym<br />+ /socgen/trunk/common/opencores.org/cde/ip/jtag/doc/sym/cde_jtag_classic_sync.sym<br />+ /socgen/trunk/common/opencores.org/cde/ip/jtag/doc/sym/cde_jtag_rpc_in_reg.sym<br />+ /socgen/trunk/common/opencores.org/cde/ip/jtag/doc/sym/cde_jtag_rpc_reg.sym<br />+ /socgen/trunk/common/opencores.org/cde/ip/jtag/doc/sym/cde_jtag_tap.sym<br />+ /socgen/trunk/common/opencores.org/cde/ip/jtag/doc/sym/cde_jtag_tap_logic.sym<br />+ /socgen/trunk/common/opencores.org/cde/ip/jtag/doc/sym/cde_jtag_tap_sm.sym<br />+ /socgen/trunk/common/opencores.org/cde/ip/jtag/rtl/verilog/classic_cmd_sync<br />~ /socgen/trunk/common/opencores.org/cde/ip/jtag/rtl/verilog/jtag_tap<br />+ /socgen/trunk/common/opencores.org/cde/ip/jtag/rtl/verilog/jtag_tap_logic.v<br />+ /socgen/trunk/common/opencores.org/cde/ip/jtag/rtl/verilog/jtag_tap_sm.v<br />+ /socgen/trunk/common/opencores.org/cde/ip/jtag/rtl/verilog/SYNTHESIS<br />- /socgen/trunk/common/opencores.org/cde/ip/jtag/rtl/verilog/SYNTHESYS<br />- /socgen/trunk/common/opencores.org/cde/ip/jtag/rtl/verilog/tap<br />+ /socgen/trunk/common/opencores.org/cde/ip/jtag/rtl/verilog/tap_logic<br />+ /socgen/trunk/common/opencores.org/cde/ip/jtag/rtl/verilog/tap_sm<br />- /socgen/trunk/common/opencores.org/cde/ip/jtag/rtl/verilog/top<br />+ /socgen/trunk/common/opencores.org/cde/ip/jtag/rtl/xml/cde_jtag_classic_cmd_sync.xml<br />~ /socgen/trunk/common/opencores.org/cde/ip/jtag/rtl/xml/cde_jtag_classic_rpc_in_reg.xml<br />~ /socgen/trunk/common/opencores.org/cde/ip/jtag/rtl/xml/cde_jtag_classic_rpc_reg.xml<br />~ /socgen/trunk/common/opencores.org/cde/ip/jtag/rtl/xml/cde_jtag_classic_sync.xml<br />~ /socgen/trunk/common/opencores.org/cde/ip/jtag/rtl/xml/cde_jtag_rpc_in_reg.xml<br />~ /socgen/trunk/common/opencores.org/cde/ip/jtag/rtl/xml/cde_jtag_rpc_reg.xml<br />~ /socgen/trunk/common/opencores.org/cde/ip/jtag/rtl/xml/cde_jtag_sync.xml<br />~ /socgen/trunk/common/opencores.org/cde/ip/jtag/rtl/xml/cde_jtag_tap.design.xml<br />~ /socgen/trunk/common/opencores.org/cde/ip/jtag/rtl/xml/cde_jtag_tap.xml<br />+ /socgen/trunk/common/opencores.org/cde/ip/jtag/rtl/xml/cde_jtag_tap_logic.xml<br />+ /socgen/trunk/common/opencores.org/cde/ip/jtag/rtl/xml/cde_jtag_tap_sm.xml<br />- /socgen/trunk/common/opencores.org/cde/ip/jtag/sim/bin<br />~ /socgen/trunk/common/opencores.org/cde/ip/jtag/sim/icarus/default/wave.sav<br />~ /socgen/trunk/common/opencores.org/cde/ip/jtag/sim/testbenches/xml/cde_jtag_bfm.design.xml<br />~ /socgen/trunk/common/opencores.org/cde/ip/jtag/sim/testbenches/xml/cde_jtag_classic_bfm.design.xml<br />~ /socgen/trunk/common/opencores.org/cde/ip/jtag/sim/testbenches/xml/cde_jtag_classic_sync_bfm.design.xml<br />~ /socgen/trunk/common/opencores.org/cde/ip/jtag/sim/testbenches/xml/cde_jtag_classic_sync_tb.xml<br />~ /socgen/trunk/common/opencores.org/cde/ip/jtag/sim/testbenches/xml/cde_jtag_classic_tb.xml<br />~ /socgen/trunk/common/opencores.org/cde/ip/jtag/sim/testbenches/xml/cde_jtag_tap_lint.xml<br />~ /socgen/trunk/common/opencores.org/cde/ip/jtag/sim/testbenches/xml/cde_jtag_tap_tb.xml<br />~ /socgen/trunk/common/opencores.org/cde/ip/jtag/sim/testbenches/xml/jtag_classic_rpc_in_reg_dut.params.xml<br />~ /socgen/trunk/common/opencores.org/cde/ip/jtag/sim/testbenches/xml/jtag_classic_rpc_in_reg_dutg.design.xml<br />~ /socgen/trunk/common/opencores.org/cde/ip/jtag/sim/testbenches/xml/jtag_classic_rpc_reg_dut.params.xml<br />~ /socgen/trunk/common/opencores.org/cde/ip/jtag/sim/testbenches/xml/jtag_classic_rpc_reg_dutg.design.xml<br />~ /socgen/trunk/common/opencores.org/cde/ip/jtag/sim/testbenches/xml/jtag_rpc_in_reg_dut.params.xml<br />~ /socgen/trunk/common/opencores.org/cde/ip/jtag/sim/testbenches/xml/jtag_rpc_in_reg_dutg.design.xml<br />~ /socgen/trunk/common/opencores.org/cde/ip/jtag/sim/testbenches/xml/jtag_rpc_reg_dut.params.xml<br />~ /socgen/trunk/common/opencores.org/cde/ip/jtag/sim/testbenches/xml/jtag_rpc_reg_dutg.design.xml<br />~ /socgen/trunk/common/opencores.org/cde/ip/jtag/sim/testbenches/xml/jtag_tap_dut.params.xml<br />~ /socgen/trunk/common/opencores.org/cde/ip/jtag/sim/testbenches/xml/jtag_tap_dutg.design.xml<br />- /socgen/trunk/common/opencores.org/cde/ip/jtag/sim/testbenches/xml/jtag_tap_duth.design.xml<br />~ /socgen/trunk/common/opencores.org/cde/ip/lifo/componentCfg.xml<br />- /socgen/trunk/common/opencores.org/cde/ip/lifo/doc/Geda<br />~ /socgen/trunk/common/opencores.org/cde/ip/lifo/doc/html/cde_lifo_def.html<br />+ /socgen/trunk/common/opencores.org/cde/ip/lifo/doc/png<br />+ /socgen/trunk/common/opencores.org/cde/ip/lifo/doc/png/cde_lifo_def_sch.png<br />+ /socgen/trunk/common/opencores.org/cde/ip/lifo/doc/png/cde_lifo_def_sym.png<br />+ /socgen/trunk/common/opencores.org/cde/ip/lifo/doc/sch<br />+ /socgen/trunk/common/opencores.org/cde/ip/lifo/doc/sch/cde_lifo_def.sch<br />+ /socgen/trunk/common/opencores.org/cde/ip/lifo/doc/sym<br />+ /socgen/trunk/common/opencores.org/cde/ip/lifo/doc/sym/cde_lifo_def.sym<br />~ /socgen/trunk/common/opencores.org/cde/ip/lifo/rtl/xml/cde_lifo_def.design.xml<br />~ /socgen/trunk/common/opencores.org/cde/ip/lifo/rtl/xml/cde_lifo_def.xml<br />- /socgen/trunk/common/opencores.org/cde/ip/lifo/sim/bin<br />~ /socgen/trunk/common/opencores.org/cde/ip/lifo/sim/testbenches/xml/cde_lifo_def_dut.params.xml<br />~ /socgen/trunk/common/opencores.org/cde/ip/lifo/sim/testbenches/xml/cde_lifo_def_lint.xml<br />~ /socgen/trunk/common/opencores.org/cde/ip/lifo/sim/testbenches/xml/lifo_def_duth.design.xml<br />~ /socgen/trunk/common/opencores.org/cde/ip/mult/componentCfg.xml<br />- /socgen/trunk/common/opencores.org/cde/ip/mult/doc/Geda<br />~ /socgen/trunk/common/opencores.org/cde/ip/mult/doc/html/cde_mult_generic.html<br />~ /socgen/trunk/common/opencores.org/cde/ip/mult/doc/html/cde_mult_ord_r4.html<br />~ /socgen/trunk/common/opencores.org/cde/ip/mult/doc/html/cde_mult_serial.html<br />+ /socgen/trunk/common/opencores.org/cde/ip/mult/doc/png<br />+ /socgen/trunk/common/opencores.org/cde/ip/mult/doc/png/cde_mult_generic_sch.png<br />+ /socgen/trunk/common/opencores.org/cde/ip/mult/doc/png/cde_mult_generic_sym.png<br />+ /socgen/trunk/common/opencores.org/cde/ip/mult/doc/png/cde_mult_ord_r4_sch.png<br />+ /socgen/trunk/common/opencores.org/cde/ip/mult/doc/png/cde_mult_ord_r4_sym.png<br />+ /socgen/trunk/common/opencores.org/cde/ip/mult/doc/png/cde_mult_serial_sch.png<br />+ /socgen/trunk/common/opencores.org/cde/ip/mult/doc/png/cde_mult_serial_sym.png<br />+ /socgen/trunk/common/opencores.org/cde/ip/mult/doc/sch<br />+ /socgen/trunk/common/opencores.org/cde/ip/mult/doc/sch/cde_mult_generic.sch<br />+ /socgen/trunk/common/opencores.org/cde/ip/mult/doc/sch/cde_mult_ord_r4.sch<br />+ /socgen/trunk/common/opencores.org/cde/ip/mult/doc/sch/cde_mult_serial.sch<br />+ /socgen/trunk/common/opencores.org/cde/ip/mult/doc/sym<br />+ /socgen/trunk/common/opencores.org/cde/ip/mult/doc/sym/cde_mult_generic.sym<br />+ /socgen/trunk/common/opencores.org/cde/ip/mult/doc/sym/cde_mult_ord_r4.sym<br />+ /socgen/trunk/common/opencores.org/cde/ip/mult/doc/sym/cde_mult_serial.sym<br />~ /socgen/trunk/common/opencores.org/cde/ip/mult/rtl/verilog/top.generic<br />~ /socgen/trunk/common/opencores.org/cde/ip/mult/rtl/verilog/top.ord_r4<br />~ /socgen/trunk/common/opencores.org/cde/ip/mult/rtl/verilog/top.serial<br />~ /socgen/trunk/common/opencores.org/cde/ip/mult/rtl/xml/cde_mult_generic.xml<br />~ /socgen/trunk/common/opencores.org/cde/ip/mult/rtl/xml/cde_mult_ord_r4.xml<br />~ /socgen/trunk/common/opencores.org/cde/ip/mult/rtl/xml/cde_mult_serial.xml<br />- /socgen/trunk/common/opencores.org/cde/ip/mult/sim/bin<br />~ /socgen/trunk/common/opencores.org/cde/ip/mult/sim/testbenches/verilog/synthesys<br />~ /socgen/trunk/common/opencores.org/cde/ip/mult/sim/testbenches/verilog/top<br />~ /socgen/trunk/common/opencores.org/cde/ip/mult/sim/testbenches/verilog/top.64<br />~ /socgen/trunk/common/opencores.org/cde/ip/mult/sim/testbenches/xml/cde_mult_bfm.design.xml<br />~ /socgen/trunk/common/opencores.org/cde/ip/mult/sim/testbenches/xml/cde_mult_generic_lint.xml<br />~ /socgen/trunk/common/opencores.org/cde/ip/mult/sim/testbenches/xml/cde_mult_generic_tb.xml<br />~ /socgen/trunk/common/opencores.org/cde/ip/mult/sim/testbenches/xml/cde_mult_ord_r4_lint.xml<br />~ /socgen/trunk/common/opencores.org/cde/ip/mult/sim/testbenches/xml/cde_mult_ord_r4_tb.xml<br />~ /socgen/trunk/common/opencores.org/cde/ip/mult/sim/testbenches/xml/cde_mult_serial_lint.xml<br />~ /socgen/trunk/common/opencores.org/cde/ip/mult/sim/testbenches/xml/cde_mult_serial_tb.xml<br />~ /socgen/trunk/common/opencores.org/cde/ip/mult/sim/testbenches/xml/mult_generic_dut.params.xml<br />~ /socgen/trunk/common/opencores.org/cde/ip/mult/sim/testbenches/xml/mult_generic_dutg.design.xml<br />~ /socgen/trunk/common/opencores.org/cde/ip/mult/sim/testbenches/xml/mult_ord_r4_dut.params.xml<br />~ /socgen/trunk/common/opencores.org/cde/ip/mult/sim/testbenches/xml/mult_ord_r4_dutg.design.xml<br />~ /socgen/trunk/common/opencores.org/cde/ip/mult/sim/testbenches/xml/mult_serial_dut.params.xml<br />~ /socgen/trunk/common/opencores.org/cde/ip/mult/sim/testbenches/xml/mult_serial_dutg.design.xml<br />~ /socgen/trunk/common/opencores.org/cde/ip/pad/componentCfg.xml<br />- /socgen/trunk/common/opencores.org/cde/ip/pad/doc/Geda<br />~ /socgen/trunk/common/opencores.org/cde/ip/pad/doc/html/cde_pad_in_dig.html<br />~ /socgen/trunk/common/opencores.org/cde/ip/pad/doc/html/cde_pad_od_dig.html<br />~ /socgen/trunk/common/opencores.org/cde/ip/pad/doc/html/cde_pad_out_dig.html<br />~ /socgen/trunk/common/opencores.org/cde/ip/pad/doc/html/cde_pad_se_dig.html<br />~ /socgen/trunk/common/opencores.org/cde/ip/pad/doc/html/cde_pad_tri_dig.html<br />+ /socgen/trunk/common/opencores.org/cde/ip/pad/doc/png/cde_pad_in_dig_sch.png<br />~ /socgen/trunk/common/opencores.org/cde/ip/pad/doc/png/cde_pad_in_dig_sym.png<br />+ /socgen/trunk/common/opencores.org/cde/ip/pad/doc/png/cde_pad_in_dig_vector_sym.png<br />+ /socgen/trunk/common/opencores.org/cde/ip/pad/doc/png/cde_pad_od_dig_sch.png<br />~ /socgen/trunk/common/opencores.org/cde/ip/pad/doc/png/cde_pad_od_dig_sym.png<br />+ /socgen/trunk/common/opencores.org/cde/ip/pad/doc/png/cde_pad_od_dig_vector_sym.png<br />+ /socgen/trunk/common/opencores.org/cde/ip/pad/doc/png/cde_pad_out_dig_sch.png<br />~ /socgen/trunk/common/opencores.org/cde/ip/pad/doc/png/cde_pad_out_dig_sym.png<br />+ /socgen/trunk/common/opencores.org/cde/ip/pad/doc/png/cde_pad_out_dig_vector_sym.png<br />+ /socgen/trunk/common/opencores.org/cde/ip/pad/doc/png/cde_pad_se_dig_sch.png<br />+ /socgen/trunk/common/opencores.org/cde/ip/pad/doc/png/cde_pad_se_dig_scmd_sym.png<br />~ /socgen/trunk/common/opencores.org/cde/ip/pad/doc/png/cde_pad_se_dig_sym.png<br />+ /socgen/trunk/common/opencores.org/cde/ip/pad/doc/png/cde_pad_se_dig_vector_sym.png<br />+ /socgen/trunk/common/opencores.org/cde/ip/pad/doc/png/cde_pad_tri_dig_sch.png<br />+ /socgen/trunk/common/opencores.org/cde/ip/pad/doc/png/cde_pad_tri_dig_scmd_sym.png<br />~ /socgen/trunk/common/opencores.org/cde/ip/pad/doc/png/cde_pad_tri_dig_sym.png<br />+ /socgen/trunk/common/opencores.org/cde/ip/pad/doc/png/cde_pad_tri_dig_vector_sym.png<br />+ /socgen/trunk/common/opencores.org/cde/ip/pad/doc/sch/cde_pad_in_dig.sch<br />+ /socgen/trunk/common/opencores.org/cde/ip/pad/doc/sch/cde_pad_od_dig.sch<br />+ /socgen/trunk/common/opencores.org/cde/ip/pad/doc/sch/cde_pad_out_dig.sch<br />+ /socgen/trunk/common/opencores.org/cde/ip/pad/doc/sch/cde_pad_se_dig.sch<br />+ /socgen/trunk/common/opencores.org/cde/ip/pad/doc/sch/cde_pad_tri_dig.sch<br />~ /socgen/trunk/common/opencores.org/cde/ip/pad/doc/sym/cde_pad_in_dig.sym<br />+ /socgen/trunk/common/opencores.org/cde/ip/pad/doc/sym/cde_pad_in_dig_vector.sym<br />~ /socgen/trunk/common/opencores.org/cde/ip/pad/doc/sym/cde_pad_od_dig.sym<br />+ /socgen/trunk/common/opencores.org/cde/ip/pad/doc/sym/cde_pad_od_dig_vector.sym<br />~ /socgen/trunk/common/opencores.org/cde/ip/pad/doc/sym/cde_pad_out_dig.sym<br />+ /socgen/trunk/common/opencores.org/cde/ip/pad/doc/sym/cde_pad_out_dig_vector.sym<br />~ /socgen/trunk/common/opencores.org/cde/ip/pad/doc/sym/cde_pad_se_dig.sym<br />+ /socgen/trunk/common/opencores.org/cde/ip/pad/doc/sym/cde_pad_se_dig_scmd.sym<br />+ /socgen/trunk/common/opencores.org/cde/ip/pad/doc/sym/cde_pad_se_dig_vector.sym<br />~ /socgen/trunk/common/opencores.org/cde/ip/pad/doc/sym/cde_pad_tri_dig.sym<br />+ /socgen/trunk/common/opencores.org/cde/ip/pad/doc/sym/cde_pad_tri_dig_scmd.sym<br />+ /socgen/trunk/common/opencores.org/cde/ip/pad/doc/sym/cde_pad_tri_dig_vector.sym<br />+ /socgen/trunk/common/opencores.org/cde/ip/pad/rtl/verilog/pad_in_adhoc<br />- /socgen/trunk/common/opencores.org/cde/ip/pad/rtl/verilog/pad_in_dig.v<br />- /socgen/trunk/common/opencores.org/cde/ip/pad/rtl/verilog/pad_od_dig.v<br />+ /socgen/trunk/common/opencores.org/cde/ip/pad/rtl/verilog/pad_out_adhoc<br />- /socgen/trunk/common/opencores.org/cde/ip/pad/rtl/verilog/pad_out_dig.v<br />- /socgen/trunk/common/opencores.org/cde/ip/pad/rtl/verilog/pad_se0_dig<br />- /socgen/trunk/common/opencores.org/cde/ip/pad/rtl/verilog/pad_se0_dig.v<br />~ /socgen/trunk/common/opencores.org/cde/ip/pad/rtl/verilog/pad_se_dig<br />- /socgen/trunk/common/opencores.org/cde/ip/pad/rtl/verilog/pad_se_dig.v<br />- /socgen/trunk/common/opencores.org/cde/ip/pad/rtl/verilog/pad_tri_dig.v<br />+ /socgen/trunk/common/opencores.org/cde/ip/pad/rtl/xml/cde_pad_in_adhoc.xml<br />~ /socgen/trunk/common/opencores.org/cde/ip/pad/rtl/xml/cde_pad_in_dig.xml<br />~ /socgen/trunk/common/opencores.org/cde/ip/pad/rtl/xml/cde_pad_od_dig.xml<br />+ /socgen/trunk/common/opencores.org/cde/ip/pad/rtl/xml/cde_pad_out_adhoc.xml<br />~ /socgen/trunk/common/opencores.org/cde/ip/pad/rtl/xml/cde_pad_out_dig.xml<br />- /socgen/trunk/common/opencores.org/cde/ip/pad/rtl/xml/cde_pad_se0_dig.xml<br />~ /socgen/trunk/common/opencores.org/cde/ip/pad/rtl/xml/cde_pad_se_dig.xml<br />~ /socgen/trunk/common/opencores.org/cde/ip/pad/rtl/xml/cde_pad_tri_dig.xml<br />+ /socgen/trunk/common/opencores.org/cde/ip/pad/sim<br />+ /socgen/trunk/common/opencores.org/cde/ip/pad/sim/testbenches<br />+ /socgen/trunk/common/opencores.org/cde/ip/pad/sim/testbenches/xml<br />+ /socgen/trunk/common/opencores.org/cde/ip/pad/sim/testbenches/xml/cde_pads.design.xml<br />+ /socgen/trunk/common/opencores.org/cde/ip/pad/sim/testbenches/xml/cde_pads_lint.xml<br />+ /socgen/trunk/common/opencores.org/cde/ip/reg<br />+ /socgen/trunk/common/opencores.org/cde/ip/reg/componentCfg.xml<br />+ /socgen/trunk/common/opencores.org/cde/ip/reg/doc<br />+ /socgen/trunk/common/opencores.org/cde/ip/reg/doc/html<br />+ /socgen/trunk/common/opencores.org/cde/ip/reg/doc/html/cde_reg_def.html<br />+ /socgen/trunk/common/opencores.org/cde/ip/reg/doc/html/cde_reg_rst.html<br />+ /socgen/trunk/common/opencores.org/cde/ip/reg/doc/html/cde_reg_set.html<br />+ /socgen/trunk/common/opencores.org/cde/ip/reg/doc/png<br />+ /socgen/trunk/common/opencores.org/cde/ip/reg/doc/png/cde_reg_def_sch.png<br />+ /socgen/trunk/common/opencores.org/cde/ip/reg/doc/png/cde_reg_def_sym.png<br />+ /socgen/trunk/common/opencores.org/cde/ip/reg/doc/png/cde_reg_def_vector_sym.png<br />+ /socgen/trunk/common/opencores.org/cde/ip/reg/doc/png/cde_reg_rst_sch.png<br />+ /socgen/trunk/common/opencores.org/cde/ip/reg/doc/png/cde_reg_rst_sym.png<br />+ /socgen/trunk/common/opencores.org/cde/ip/reg/doc/png/cde_reg_rst_vector_sym.png<br />+ /socgen/trunk/common/opencores.org/cde/ip/reg/doc/png/cde_reg_set_sch.png<br />+ /socgen/trunk/common/opencores.org/cde/ip/reg/doc/png/cde_reg_set_sym.png<br />+ /socgen/trunk/common/opencores.org/cde/ip/reg/doc/png/cde_reg_set_vector_sym.png<br />+ /socgen/trunk/common/opencores.org/cde/ip/reg/doc/sch<br />+ /socgen/trunk/common/opencores.org/cde/ip/reg/doc/sch/cde_reg_def.sch<br />+ /socgen/trunk/common/opencores.org/cde/ip/reg/doc/sch/cde_reg_rst.sch<br />+ /socgen/trunk/common/opencores.org/cde/ip/reg/doc/sch/cde_reg_set.sch<br />+ /socgen/trunk/common/opencores.org/cde/ip/reg/doc/sym<br />+ /socgen/trunk/common/opencores.org/cde/ip/reg/doc/sym/cde_reg_def.sym<br />+ /socgen/trunk/common/opencores.org/cde/ip/reg/doc/sym/cde_reg_def_vector.sym<br />+ /socgen/trunk/common/opencores.org/cde/ip/reg/doc/sym/cde_reg_rst.sym<br />+ /socgen/trunk/common/opencores.org/cde/ip/reg/doc/sym/cde_reg_rst_vector.sym<br />+ /socgen/trunk/common/opencores.org/cde/ip/reg/doc/sym/cde_reg_set.sym<br />+ /socgen/trunk/common/opencores.org/cde/ip/reg/doc/sym/cde_reg_set_vector.sym<br />+ /socgen/trunk/common/opencores.org/cde/ip/reg/rtl<br />+ /socgen/trunk/common/opencores.org/cde/ip/reg/rtl/verilog<br />+ /socgen/trunk/common/opencores.org/cde/ip/reg/rtl/verilog/copyright<br />+ /socgen/trunk/common/opencores.org/cde/ip/reg/rtl/verilog/logic<br />+ /socgen/trunk/common/opencores.org/cde/ip/reg/rtl/verilog/logic_rst<br />+ /socgen/trunk/common/opencores.org/cde/ip/reg/rtl/verilog/logic_set<br />+ /socgen/trunk/common/opencores.org/cde/ip/reg/rtl/xml<br />+ /socgen/trunk/common/opencores.org/cde/ip/reg/rtl/xml/cde_reg_def.xml<br />+ /socgen/trunk/common/opencores.org/cde/ip/reg/rtl/xml/cde_reg_rst.xml<br />+ /socgen/trunk/common/opencores.org/cde/ip/reg/rtl/xml/cde_reg_set.xml<br />+ /socgen/trunk/common/opencores.org/cde/ip/reg/sim<br />+ /socgen/trunk/common/opencores.org/cde/ip/reg/sim/testbenches<br />+ /socgen/trunk/common/opencores.org/cde/ip/reg/sim/testbenches/xml<br />+ /socgen/trunk/common/opencores.org/cde/ip/reg/sim/testbenches/xml/cde_reg_bfm.design.xml<br />+ /socgen/trunk/common/opencores.org/cde/ip/reg/sim/testbenches/xml/cde_reg_sys.lint.xml<br />~ /socgen/trunk/common/opencores.org/cde/ip/reset/componentCfg.xml<br />- /socgen/trunk/common/opencores.org/cde/ip/reset/doc/Geda<br />~ /socgen/trunk/common/opencores.org/cde/ip/reset/doc/html/cde_reset_asyncdisable.html<br />~ /socgen/trunk/common/opencores.org/cde/ip/reset/doc/html/cde_reset_def.html<br />+ /socgen/trunk/common/opencores.org/cde/ip/reset/doc/png<br />+ /socgen/trunk/common/opencores.org/cde/ip/reset/doc/png/cde_reset_asyncdisable_sch.png<br />+ /socgen/trunk/common/opencores.org/cde/ip/reset/doc/png/cde_reset_asyncdisable_sym.png<br />+ /socgen/trunk/common/opencores.org/cde/ip/reset/doc/png/cde_reset_def_sch.png<br />+ /socgen/trunk/common/opencores.org/cde/ip/reset/doc/png/cde_reset_def_sym.png<br />+ /socgen/trunk/common/opencores.org/cde/ip/reset/doc/sch<br />+ /socgen/trunk/common/opencores.org/cde/ip/reset/doc/sch/cde_reset_asyncdisable.sch<br />+ /socgen/trunk/common/opencores.org/cde/ip/reset/doc/sch/cde_reset_def.sch<br />+ /socgen/trunk/common/opencores.org/cde/ip/reset/doc/sym<br />+ /socgen/trunk/common/opencores.org/cde/ip/reset/doc/sym/cde_reset_asyncdisable.sym<br />+ /socgen/trunk/common/opencores.org/cde/ip/reset/doc/sym/cde_reset_def.sym<br />~ /socgen/trunk/common/opencores.org/cde/ip/reset/rtl/xml/cde_reset_asyncdisable.xml<br />~ /socgen/trunk/common/opencores.org/cde/ip/reset/rtl/xml/cde_reset_def.design.xml<br />~ /socgen/trunk/common/opencores.org/cde/ip/reset/rtl/xml/cde_reset_def.xml<br />~ /socgen/trunk/common/opencores.org/cde/ip/serial/componentCfg.xml<br />- /socgen/trunk/common/opencores.org/cde/ip/serial/doc/Geda<br />~ /socgen/trunk/common/opencores.org/cde/ip/serial/doc/html/cde_serial_rcvr.html<br />~ /socgen/trunk/common/opencores.org/cde/ip/serial/doc/html/cde_serial_xmit.html<br />+ /socgen/trunk/common/opencores.org/cde/ip/serial/doc/png<br />+ /socgen/trunk/common/opencores.org/cde/ip/serial/doc/png/cde_serial_rcvr_sch.png<br />+ /socgen/trunk/common/opencores.org/cde/ip/serial/doc/png/cde_serial_rcvr_sym.png<br />+ /socgen/trunk/common/opencores.org/cde/ip/serial/doc/png/cde_serial_xmit_sch.png<br />+ /socgen/trunk/common/opencores.org/cde/ip/serial/doc/png/cde_serial_xmit_sym.png<br />+ /socgen/trunk/common/opencores.org/cde/ip/serial/doc/sch<br />+ /socgen/trunk/common/opencores.org/cde/ip/serial/doc/sch/cde_serial_rcvr.sch<br />+ /socgen/trunk/common/opencores.org/cde/ip/serial/doc/sch/cde_serial_xmit.sch<br />+ /socgen/trunk/common/opencores.org/cde/ip/serial/doc/sym<br />+ /socgen/trunk/common/opencores.org/cde/ip/serial/doc/sym/cde_serial_rcvr.sym<br />+ /socgen/trunk/common/opencores.org/cde/ip/serial/doc/sym/cde_serial_xmit.sym<br />~ /socgen/trunk/common/opencores.org/cde/ip/serial/rtl/xml/cde_serial_rcvr.xml<br />~ /socgen/trunk/common/opencores.org/cde/ip/serial/rtl/xml/cde_serial_xmit.xml<br />~ /socgen/trunk/common/opencores.org/cde/ip/serial/sim/testbenches/xml/cde_serial_both_dut.params.xml<br />~ /socgen/trunk/common/opencores.org/cde/ip/serial/sim/testbenches/xml/cde_serial_both_dutg.design.xml<br />~ /socgen/trunk/common/opencores.org/cde/ip/serial/sim/testbenches/xml/cde_serial_both_tb.xml<br />~ /socgen/trunk/common/opencores.org/cde/ip/serial/sim/testbenches/xml/cde_serial_rcvr_lint.xml<br />~ /socgen/trunk/common/opencores.org/cde/ip/serial/sim/testbenches/xml/cde_serial_xmit_lint.xml<br />~ /socgen/trunk/common/opencores.org/cde/ip/serial/sim/testbenches/xml/serial_rcvr_dut.params.xml<br />~ /socgen/trunk/common/opencores.org/cde/ip/serial/sim/testbenches/xml/serial_rcvr_dutg.design.xml<br />~ /socgen/trunk/common/opencores.org/cde/ip/serial/sim/testbenches/xml/serial_xmit_dut.params.xml<br />~ /socgen/trunk/common/opencores.org/cde/ip/serial/sim/testbenches/xml/serial_xmit_dutg.design.xml<br />~ /socgen/trunk/common/opencores.org/cde/ip/sram/componentCfg.xml<br />- /socgen/trunk/common/opencores.org/cde/ip/sram/doc/Geda<br />~ /socgen/trunk/common/opencores.org/cde/ip/sram/doc/html/cde_sram_byte.html<br />~ /socgen/trunk/common/opencores.org/cde/ip/sram/doc/html/cde_sram_def.html<br />~ /socgen/trunk/common/opencores.org/cde/ip/sram/doc/html/cde_sram_dp.html<br />~ /socgen/trunk/common/opencores.org/cde/ip/sram/doc/html/cde_sram_word.html<br />+ /socgen/trunk/common/opencores.org/cde/ip/sram/doc/png/cde_sram_byte_sch.png<br />+ /socgen/trunk/common/opencores.org/cde/ip/sram/doc/png/cde_sram_byte_sym.png<br />+ /socgen/trunk/common/opencores.org/cde/ip/sram/doc/png/cde_sram_def_sch.png<br />+ /socgen/trunk/common/opencores.org/cde/ip/sram/doc/png/cde_sram_def_sym.png<br />+ /socgen/trunk/common/opencores.org/cde/ip/sram/doc/png/cde_sram_dp_sch.png<br />+ /socgen/trunk/common/opencores.org/cde/ip/sram/doc/png/cde_sram_dp_sym.png<br />+ /socgen/trunk/common/opencores.org/cde/ip/sram/doc/png/cde_sram_word_sch.png<br />+ /socgen/trunk/common/opencores.org/cde/ip/sram/doc/png/cde_sram_word_sym.png<br />+ /socgen/trunk/common/opencores.org/cde/ip/sram/doc/sch/cde_sram_byte.sch<br />+ /socgen/trunk/common/opencores.org/cde/ip/sram/doc/sch/cde_sram_def.sch<br />+ /socgen/trunk/common/opencores.org/cde/ip/sram/doc/sch/cde_sram_dp.sch<br />+ /socgen/trunk/common/opencores.org/cde/ip/sram/doc/sch/cde_sram_word.sch<br />+ /socgen/trunk/common/opencores.org/cde/ip/sram/doc/sym<br />+ /socgen/trunk/common/opencores.org/cde/ip/sram/doc/sym/cde_sram_byte.sym<br />+ /socgen/trunk/common/opencores.org/cde/ip/sram/doc/sym/cde_sram_def.sym<br />+ /socgen/trunk/common/opencores.org/cde/ip/sram/doc/sym/cde_sram_dp.sym<br />+ /socgen/trunk/common/opencores.org/cde/ip/sram/doc/sym/cde_sram_word.sym<br />~ /socgen/trunk/common/opencores.org/cde/ip/sram/rtl/verilog/lint/sram_loader.v<br />~ /socgen/trunk/common/opencores.org/cde/ip/sram/rtl/verilog/sram_byte<br />- /socgen/trunk/common/opencores.org/cde/ip/sram/rtl/verilog/sram_byte.v<br />~ /socgen/trunk/common/opencores.org/cde/ip/sram/rtl/verilog/sram_def<br />- /socgen/trunk/common/opencores.org/cde/ip/sram/rtl/verilog/sram_def.v<br />~ /socgen/trunk/common/opencores.org/cde/ip/sram/rtl/verilog/sram_dp<br />- /socgen/trunk/common/opencores.org/cde/ip/sram/rtl/verilog/sram_dp.v<br />~ /socgen/trunk/common/opencores.org/cde/ip/sram/rtl/verilog/sram_word<br />- /socgen/trunk/common/opencores.org/cde/ip/sram/rtl/verilog/sram_word.v<br />~ /socgen/trunk/common/opencores.org/cde/ip/sram/rtl/xml/sram_byte.xml<br />~ /socgen/trunk/common/opencores.org/cde/ip/sram/rtl/xml/sram_def.xml<br />~ /socgen/trunk/common/opencores.org/cde/ip/sram/rtl/xml/sram_dp.xml<br />~ /socgen/trunk/common/opencores.org/cde/ip/sram/rtl/xml/sram_word.xml<br />+ /socgen/trunk/common/opencores.org/cde/ip/sram/sim<br />+ /socgen/trunk/common/opencores.org/cde/ip/sram/sim/testbenches<br />+ /socgen/trunk/common/opencores.org/cde/ip/sram/sim/testbenches/xml<br />+ /socgen/trunk/common/opencores.org/cde/ip/sram/sim/testbenches/xml/cde_sram_bfm.design.xml<br />+ /socgen/trunk/common/opencores.org/cde/ip/sram/sim/testbenches/xml/cde_sram_sys_lint.xml<br />~ /socgen/trunk/common/opencores.org/cde/ip/sync/componentCfg.xml<br />- /socgen/trunk/common/opencores.org/cde/ip/sync/doc/Geda<br />~ /socgen/trunk/common/opencores.org/cde/ip/sync/doc/html/cde_sync_def.html<br />~ /socgen/trunk/common/opencores.org/cde/ip/sync/doc/html/cde_sync_with_hysteresis.html<br />~ /socgen/trunk/common/opencores.org/cde/ip/sync/doc/html/cde_sync_with_reset.html<br />+ /socgen/trunk/common/opencores.org/cde/ip/sync/doc/png<br />+ /socgen/trunk/common/opencores.org/cde/ip/sync/doc/png/cde_sync_def_sch.png<br />+ /socgen/trunk/common/opencores.org/cde/ip/sync/doc/png/cde_sync_def_sym.png<br />+ /socgen/trunk/common/opencores.org/cde/ip/sync/doc/png/cde_sync_with_hysteresis_sch.png<br />+ /socgen/trunk/common/opencores.org/cde/ip/sync/doc/png/cde_sync_with_hysteresis_sym.png<br />+ /socgen/trunk/common/opencores.org/cde/ip/sync/doc/png/cde_sync_with_reset_sch.png<br />+ /socgen/trunk/common/opencores.org/cde/ip/sync/doc/png/cde_sync_with_reset_sym.png<br />+ /socgen/trunk/common/opencores.org/cde/ip/sync/doc/sch<br />+ /socgen/trunk/common/opencores.org/cde/ip/sync/doc/sch/cde_sync_def.sch<br />+ /socgen/trunk/common/opencores.org/cde/ip/sync/doc/sch/cde_sync_with_hysteresis.sch<br />+ /socgen/trunk/common/opencores.org/cde/ip/sync/doc/sch/cde_sync_with_reset.sch<br />+ /socgen/trunk/common/opencores.org/cde/ip/sync/doc/sym<br />+ /socgen/trunk/common/opencores.org/cde/ip/sync/doc/sym/cde_sync_def.sym<br />+ /socgen/trunk/common/opencores.org/cde/ip/sync/doc/sym/cde_sync_with_hysteresis.sym<br />+ /socgen/trunk/common/opencores.org/cde/ip/sync/doc/sym/cde_sync_with_reset.sym<br />~ /socgen/trunk/common/opencores.org/cde/ip/sync/rtl/xml/cde_sync_def.xml<br />~ /socgen/trunk/common/opencores.org/cde/ip/sync/rtl/xml/cde_sync_with_hysteresis.xml<br />~ /socgen/trunk/common/opencores.org/cde/ip/sync/rtl/xml/cde_sync_with_reset.xml<br />- /socgen/trunk/common/opencores.org/cde/testbenches<br />- /socgen/trunk/common/opencores.org/Testbench/bfms/clock_gen/bin<br />~ /socgen/trunk/common/opencores.org/Testbench/bfms/clock_gen/componentCfg.xml<br />~ /socgen/trunk/common/opencores.org/Testbench/bfms/clock_gen/rtl/xml/clock_gen_def.xml<br />~ /socgen/trunk/common/opencores.org/Testbench/bfms/clock_gen/sim/testbenches/xml/clock_gen_bfm.design.xml<br />~ /socgen/trunk/common/opencores.org/Testbench/bfms/display_model/componentCfg.xml<br />~ /socgen/trunk/common/opencores.org/Testbench/bfms/display_model/rtl/xml/display_model_def.xml<br />+ /socgen/trunk/common/opencores.org/Testbench/bfms/io_host_model<br />+ /socgen/trunk/common/opencores.org/Testbench/bfms/io_host_model/componentCfg.xml<br />+ /socgen/trunk/common/opencores.org/Testbench/bfms/io_host_model/rtl<br />+ /socgen/trunk/common/opencores.org/Testbench/bfms/io_host_model/rtl/verilog<br />+ /socgen/trunk/common/opencores.org/Testbench/bfms/io_host_model/rtl/verilog/copyright<br />+ /socgen/trunk/common/opencores.org/Testbench/bfms/io_host_model/rtl/verilog/logic<br />+ /socgen/trunk/common/opencores.org/Testbench/bfms/io_host_model/rtl/verilog/tasks<br />+ /socgen/trunk/common/opencores.org/Testbench/bfms/io_host_model/rtl/verilog/top.sim<br />+ /socgen/trunk/common/opencores.org/Testbench/bfms/io_host_model/rtl/verilog/top.syn<br />+ /socgen/trunk/common/opencores.org/Testbench/bfms/io_host_model/rtl/xml<br />+ /socgen/trunk/common/opencores.org/Testbench/bfms/io_host_model/rtl/xml/io_host_model_def.xml<br />+ /socgen/trunk/common/opencores.org/Testbench/bfms/io_mem_model<br />+ /socgen/trunk/common/opencores.org/Testbench/bfms/io_mem_model/componentCfg.xml<br />+ /socgen/trunk/common/opencores.org/Testbench/bfms/io_mem_model/rtl<br />+ /socgen/trunk/common/opencores.org/Testbench/bfms/io_mem_model/rtl/verilog<br />+ /socgen/trunk/common/opencores.org/Testbench/bfms/io_mem_model/rtl/verilog/copyright<br />+ /socgen/trunk/common/opencores.org/Testbench/bfms/io_mem_model/rtl/verilog/logic<br />+ /socgen/trunk/common/opencores.org/Testbench/bfms/io_mem_model/rtl/verilog/tasks<br />+ /socgen/trunk/common/opencores.org/Testbench/bfms/io_mem_model/rtl/verilog/top.sim<br />+ /socgen/trunk/common/opencores.org/Testbench/bfms/io_mem_model/rtl/verilog/top.syn<br />+ /socgen/trunk/common/opencores.org/Testbench/bfms/io_mem_model/rtl/xml<br />+ /socgen/trunk/common/opencores.org/Testbench/bfms/io_mem_model/rtl/xml/io_mem_model_def.xml<br />- /socgen/trunk/common/opencores.org/Testbench/bfms/io_probe/bin<br />~ /socgen/trunk/common/opencores.org/Testbench/bfms/io_probe/componentCfg.xml<br />~ /socgen/trunk/common/opencores.org/Testbench/bfms/io_probe/rtl/xml/io_probe_def.xml<br />~ /socgen/trunk/common/opencores.org/Testbench/bfms/io_probe/rtl/xml/io_probe_in.xml<br />- /socgen/trunk/common/opencores.org/Testbench/bfms/jtag_model/bin<br />~ /socgen/trunk/common/opencores.org/Testbench/bfms/jtag_model/componentCfg.xml<br />~ /socgen/trunk/common/opencores.org/Testbench/bfms/jtag_model/rtl/xml/jtag_model_def.xml<br />- /socgen/trunk/common/opencores.org/Testbench/bfms/micro_bus16_model/bin<br />~ /socgen/trunk/common/opencores.org/Testbench/bfms/micro_bus16_model/componentCfg.xml<br />~ /socgen/trunk/common/opencores.org/Testbench/bfms/micro_bus16_model/rtl/xml/micro_bus16_model_def.design.xml<br />~ /socgen/trunk/common/opencores.org/Testbench/bfms/micro_bus16_model/rtl/xml/micro_bus16_model_def.xml<br />- /socgen/trunk/common/opencores.org/Testbench/bfms/micro_bus_model/bin<br />~ /socgen/trunk/common/opencores.org/Testbench/bfms/micro_bus_model/componentCfg.xml<br />~ /socgen/trunk/common/opencores.org/Testbench/bfms/micro_bus_model/rtl/xml/micro_bus_model_def.design.xml<br />~ /socgen/trunk/common/opencores.org/Testbench/bfms/micro_bus_model/rtl/xml/micro_bus_model_def.xml<br />- /socgen/trunk/common/opencores.org/Testbench/bfms/mt45w8mw12/bin<br />~ /socgen/trunk/common/opencores.org/Testbench/bfms/mt45w8mw12/componentCfg.xml<br />~ /socgen/trunk/common/opencores.org/Testbench/bfms/mt45w8mw12/rtl/xml/mt45w8mw12_def.xml<br />- /socgen/trunk/common/opencores.org/Testbench/bfms/or1200_dbg_model/bin<br />~ /socgen/trunk/common/opencores.org/Testbench/bfms/or1200_dbg_model/componentCfg.xml<br />~ /socgen/trunk/common/opencores.org/Testbench/bfms/or1200_dbg_model/rtl/xml/or1200_dbg_model_def.xml<br />- /socgen/trunk/common/opencores.org/Testbench/bfms/ps2_host/bin<br />~ /socgen/trunk/common/opencores.org/Testbench/bfms/ps2_host/componentCfg.xml<br />~ /socgen/trunk/common/opencores.org/Testbench/bfms/ps2_host/rtl/xml/ps2_host_def.design.xml<br />~ /socgen/trunk/common/opencores.org/Testbench/bfms/ps2_host/rtl/xml/ps2_host_def.xml<br />- /socgen/trunk/common/opencores.org/Testbench/bfms/ps2_model/bin<br />~ /socgen/trunk/common/opencores.org/Testbench/bfms/ps2_model/componentCfg.xml<br />~ /socgen/trunk/common/opencores.org/Testbench/bfms/ps2_model/rtl/xml/ps2_model_def.design.xml<br />~ /socgen/trunk/common/opencores.org/Testbench/bfms/ps2_model/rtl/xml/ps2_model_def.xml<br />- /socgen/trunk/common/opencores.org/Testbench/bfms/ps2_model/sim/bin<br />~ /socgen/trunk/common/opencores.org/Testbench/bfms/ps2_model/sim/testbenches/xml/ps2_model_bfm.design.xml<br />~ /socgen/trunk/common/opencores.org/Testbench/bfms/ps2_model/sim/testbenches/xml/ps2_model_bfm.xml<br />+ /socgen/trunk/common/opencores.org/Testbench/bfms/spi_host<br />+ /socgen/trunk/common/opencores.org/Testbench/bfms/spi_host/componentCfg.xml<br />+ /socgen/trunk/common/opencores.org/Testbench/bfms/spi_host/rtl<br />+ /socgen/trunk/common/opencores.org/Testbench/bfms/spi_host/rtl/verilog<br />+ /socgen/trunk/common/opencores.org/Testbench/bfms/spi_host/rtl/verilog/copyright<br />+ /socgen/trunk/common/opencores.org/Testbench/bfms/spi_host/rtl/verilog/logic<br />+ /socgen/trunk/common/opencores.org/Testbench/bfms/spi_host/rtl/verilog/tasks<br />+ /socgen/trunk/common/opencores.org/Testbench/bfms/spi_host/rtl/verilog/top.sim<br />+ /socgen/trunk/common/opencores.org/Testbench/bfms/spi_host/rtl/verilog/top.syn<br />+ /socgen/trunk/common/opencores.org/Testbench/bfms/spi_host/rtl/xml<br />+ /socgen/trunk/common/opencores.org/Testbench/bfms/spi_host/rtl/xml/spi_host_def.design.xml<br />+ /socgen/trunk/common/opencores.org/Testbench/bfms/spi_host/rtl/xml/spi_host_def.xml<br />+ /socgen/trunk/common/opencores.org/Testbench/bfms/spi_model<br />+ /socgen/trunk/common/opencores.org/Testbench/bfms/spi_model/componentCfg.xml<br />+ /socgen/trunk/common/opencores.org/Testbench/bfms/spi_model/rtl<br />+ /socgen/trunk/common/opencores.org/Testbench/bfms/spi_model/rtl/verilog<br />+ /socgen/trunk/common/opencores.org/Testbench/bfms/spi_model/rtl/verilog/copyright<br />+ /socgen/trunk/common/opencores.org/Testbench/bfms/spi_model/rtl/verilog/top.master.rtl<br />+ /socgen/trunk/common/opencores.org/Testbench/bfms/spi_model/rtl/verilog/top.master.tasks<br />+ /socgen/trunk/common/opencores.org/Testbench/bfms/spi_model/rtl/xml<br />+ /socgen/trunk/common/opencores.org/Testbench/bfms/spi_model/rtl/xml/spi_model_master.design.xml<br />+ /socgen/trunk/common/opencores.org/Testbench/bfms/spi_model/rtl/xml/spi_model_master.xml<br />- /socgen/trunk/common/opencores.org/Testbench/bfms/uart_host/bin<br />~ /socgen/trunk/common/opencores.org/Testbench/bfms/uart_host/componentCfg.xml<br />~ /socgen/trunk/common/opencores.org/Testbench/bfms/uart_host/rtl/xml/uart_host_def.design.xml<br />~ /socgen/trunk/common/opencores.org/Testbench/bfms/uart_host/rtl/xml/uart_host_def.xml<br />- /socgen/trunk/common/opencores.org/Testbench/bfms/uart_model/bin<br />~ /socgen/trunk/common/opencores.org/Testbench/bfms/uart_model/componentCfg.xml<br />~ /socgen/trunk/common/opencores.org/Testbench/bfms/uart_model/rtl/xml/uart_model_def.design.xml<br />~ /socgen/trunk/common/opencores.org/Testbench/bfms/uart_model/rtl/xml/uart_model_def.xml<br />~ /socgen/trunk/common/opencores.org/Testbench/bfms/vga_model/componentCfg.xml<br />~ /socgen/trunk/common/opencores.org/Testbench/bfms/vga_model/rtl/xml/vga_model_def.design.xml<br />~ /socgen/trunk/common/opencores.org/Testbench/bfms/vga_model/rtl/xml/vga_model_def.xml<br />- /socgen/trunk/common/opencores.org/Testbench/doc/Geda<br />+ /socgen/trunk/common/opencores.org/Testbench/doc/html/axi_model_master.html<br />+ /socgen/trunk/common/opencores.org/Testbench/doc/html/axi_model_slave.html<br />~ /socgen/trunk/common/opencores.org/Testbench/doc/html/clock_gen_def.html<br />~ /socgen/trunk/common/opencores.org/Testbench/doc/html/display_model_def.html<br />+ /socgen/trunk/common/opencores.org/Testbench/doc/html/io_host_model_def.html<br />+ /socgen/trunk/common/opencores.org/Testbench/doc/html/io_mem_model_def.html<br />~ /socgen/trunk/common/opencores.org/Testbench/doc/html/io_probe_def.html<br />~ /socgen/trunk/common/opencores.org/Testbench/doc/html/io_probe_in.html<br />~ /socgen/trunk/common/opencores.org/Testbench/doc/html/jtag_model_def.html<br />~ /socgen/trunk/common/opencores.org/Testbench/doc/html/micro_bus16_model_def.html<br />~ /socgen/trunk/common/opencores.org/Testbench/doc/html/micro_bus_model_def.html<br />~ /socgen/trunk/common/opencores.org/Testbench/doc/html/mt45w8mw12_def.html<br />- /socgen/trunk/common/opencores.org/Testbench/doc/html/or1200_dbg_model_def.html<br />~ /socgen/trunk/common/opencores.org/Testbench/doc/html/ps2_host_def.html<br />~ /socgen/trunk/common/opencores.org/Testbench/doc/html/ps2_model_def.html<br />+ /socgen/trunk/common/opencores.org/Testbench/doc/html/spi_host_def.html<br />+ /socgen/trunk/common/opencores.org/Testbench/doc/html/spi_model_def.html<br />+ /socgen/trunk/common/opencores.org/Testbench/doc/html/spi_model_master.html<br />~ /socgen/trunk/common/opencores.org/Testbench/doc/html/uart_host_def.html<br />~ /socgen/trunk/common/opencores.org/Testbench/doc/html/uart_model_def.html<br />~ /socgen/trunk/common/opencores.org/Testbench/doc/html/vga_model_def.html<br />+ /socgen/trunk/common/opencores.org/Testbench/doc/png<br />+ /socgen/trunk/common/opencores.org/Testbench/doc/png/axi_model_master_sch.png<br />+ /socgen/trunk/common/opencores.org/Testbench/doc/png/axi_model_master_sym.png<br />+ /socgen/trunk/common/opencores.org/Testbench/doc/png/axi_model_slave_sch.png<br />+ /socgen/trunk/common/opencores.org/Testbench/doc/png/axi_model_slave_sym.png<br />+ /socgen/trunk/common/opencores.org/Testbench/doc/png/clock_gen_def_sch.png<br />+ /socgen/trunk/common/opencores.org/Testbench/doc/png/clock_gen_def_sym.png<br />+ /socgen/trunk/common/opencores.org/Testbench/doc/png/display_model_def_sch.png<br />+ /socgen/trunk/common/opencores.org/Testbench/doc/png/display_model_def_sym.png<br />+ /socgen/trunk/common/opencores.org/Testbench/doc/png/io_probe_def_sch.png<br />+ /socgen/trunk/common/opencores.org/Testbench/doc/png/io_probe_def_sym.png<br />+ /socgen/trunk/common/opencores.org/Testbench/doc/png/io_probe_in_sch.png<br />+ /socgen/trunk/common/opencores.org/Testbench/doc/png/io_probe_in_sym.png<br />+ /socgen/trunk/common/opencores.org/Testbench/doc/png/jtag_model_def_sch.png<br />+ /socgen/trunk/common/opencores.org/Testbench/doc/png/jtag_model_def_sym.png<br />+ /socgen/trunk/common/opencores.org/Testbench/doc/png/micro_bus16_model_def_sch.png<br />+ /socgen/trunk/common/opencores.org/Testbench/doc/png/micro_bus16_model_def_sym.png<br />+ /socgen/trunk/common/opencores.org/Testbench/doc/png/micro_bus_model_def_sch.png<br />+ /socgen/trunk/common/opencores.org/Testbench/doc/png/micro_bus_model_def_sym.png<br />+ /socgen/trunk/common/opencores.org/Testbench/doc/png/mt45w8mw12_def_sch.png<br />+ /socgen/trunk/common/opencores.org/Testbench/doc/png/mt45w8mw12_def_sym.png<br />+ /socgen/trunk/common/opencores.org/Testbench/doc/png/ps2_host_def_sch.png<br />+ /socgen/trunk/common/opencores.org/Testbench/doc/png/ps2_host_def_sym.png<br />+ /socgen/trunk/common/opencores.org/Testbench/doc/png/ps2_model_def_sch.png<br />+ /socgen/trunk/common/opencores.org/Testbench/doc/png/ps2_model_def_sym.png<br />+ /socgen/trunk/common/opencores.org/Testbench/doc/png/spi_host_def_sch.png<br />+ /socgen/trunk/common/opencores.org/Testbench/doc/png/spi_host_def_sym.png<br />+ /socgen/trunk/common/opencores.org/Testbench/doc/png/spi_model_def_sch.png<br />+ /socgen/trunk/common/opencores.org/Testbench/doc/png/spi_model_def_sym.png<br />+ /socgen/trunk/common/opencores.org/Testbench/doc/png/spi_model_master_sch.png<br />+ /socgen/trunk/common/opencores.org/Testbench/doc/png/spi_model_master_sym.png<br />+ /socgen/trunk/common/opencores.org/Testbench/doc/png/uart_host_def_sch.png<br />+ /socgen/trunk/common/opencores.org/Testbench/doc/png/uart_host_def_sym.png<br />+ /socgen/trunk/common/opencores.org/Testbench/doc/png/uart_model_def_sch.png<br />+ /socgen/trunk/common/opencores.org/Testbench/doc/png/uart_model_def_sym.png<br />+ /socgen/trunk/common/opencores.org/Testbench/doc/png/vga_model_def_sch.png<br />+ /socgen/trunk/common/opencores.org/Testbench/doc/png/vga_model_def_sym.png<br />+ /socgen/trunk/common/opencores.org/Testbench/doc/sch<br />+ /socgen/trunk/common/opencores.org/Testbench/doc/sch/axi_model_master.sch<br />+ /socgen/trunk/common/opencores.org/Testbench/doc/sch/axi_model_slave.sch<br />+ /socgen/trunk/common/opencores.org/Testbench/doc/sch/clock_gen_def.sch<br />+ /socgen/trunk/common/opencores.org/Testbench/doc/sch/display_model_def.sch<br />+ /socgen/trunk/common/opencores.org/Testbench/doc/sch/io_host_model_def.sch<br />+ /socgen/trunk/common/opencores.org/Testbench/doc/sch/io_mem_model_def.sch<br />+ /socgen/trunk/common/opencores.org/Testbench/doc/sch/io_probe_def.sch<br />+ /socgen/trunk/common/opencores.org/Testbench/doc/sch/io_probe_in.sch<br />+ /socgen/trunk/common/opencores.org/Testbench/doc/sch/jtag_model_def.sch<br />+ /socgen/trunk/common/opencores.org/Testbench/doc/sch/micro_bus16_model_def.sch<br />+ /socgen/trunk/common/opencores.org/Testbench/doc/sch/micro_bus_model_def.sch<br />+ /socgen/trunk/common/opencores.org/Testbench/doc/sch/mt45w8mw12_def.sch<br />+ /socgen/trunk/common/opencores.org/Testbench/doc/sch/ps2_host_def.sch<br />+ /socgen/trunk/common/opencores.org/Testbench/doc/sch/ps2_model_def.sch<br />+ /socgen/trunk/common/opencores.org/Testbench/doc/sch/spi_host_def.sch<br />+ /socgen/trunk/common/opencores.org/Testbench/doc/sch/spi_model_def.sch<br />+ /socgen/trunk/common/opencores.org/Testbench/doc/sch/spi_model_master.sch<br />+ /socgen/trunk/common/opencores.org/Testbench/doc/sch/uart_host_def.sch<br />+ /socgen/trunk/common/opencores.org/Testbench/doc/sch/uart_model_def.sch<br />+ /socgen/trunk/common/opencores.org/Testbench/doc/sch/vga_model_def.sch<br />+ /socgen/trunk/common/opencores.org/Testbench/doc/sym<br />+ /socgen/trunk/common/opencores.org/Testbench/doc/sym/axi_model_master.sym<br />+ /socgen/trunk/common/opencores.org/Testbench/doc/sym/axi_model_slave.sym<br />+ /socgen/trunk/common/opencores.org/Testbench/doc/sym/clock_gen_def.sym<br />+ /socgen/trunk/common/opencores.org/Testbench/doc/sym/display_model_def.sym<br />+ /socgen/trunk/common/opencores.org/Testbench/doc/sym/io_host_model_def.sym<br />+ /socgen/trunk/common/opencores.org/Testbench/doc/sym/io_mem_model_def.sym<br />+ /socgen/trunk/common/opencores.org/Testbench/doc/sym/io_probe_def.sym<br />+ /socgen/trunk/common/opencores.org/Testbench/doc/sym/io_probe_in.sym<br />+ /socgen/trunk/common/opencores.org/Testbench/doc/sym/jtag_model_def.sym<br />+ /socgen/trunk/common/opencores.org/Testbench/doc/sym/micro_bus16_model_def.sym<br />+ /socgen/trunk/common/opencores.org/Testbench/doc/sym/micro_bus_model_def.sym<br />+ /socgen/trunk/common/opencores.org/Testbench/doc/sym/mt45w8mw12_def.sym<br />+ /socgen/trunk/common/opencores.org/Testbench/doc/sym/ps2_host_def.sym<br />+ /socgen/trunk/common/opencores.org/Testbench/doc/sym/ps2_model_def.sym<br />+ /socgen/trunk/common/opencores.org/Testbench/doc/sym/spi_host_def.sym<br />+ /socgen/trunk/common/opencores.org/Testbench/doc/sym/spi_model_def.sym<br />+ /socgen/trunk/common/opencores.org/Testbench/doc/sym/spi_model_master.sym<br />+ /socgen/trunk/common/opencores.org/Testbench/doc/sym/uart_host_def.sym<br />+ /socgen/trunk/common/opencores.org/Testbench/doc/sym/uart_model_def.sym<br />+ /socgen/trunk/common/opencores.org/Testbench/doc/sym/vga_model_def.sym<br />- /socgen/trunk/common/opencores.org/Testbench/mt45w8mw12/bin<br />~ /socgen/trunk/common/opencores.org/Testbench/mt45w8mw12/componentCfg.xml<br />~ /socgen/trunk/common/opencores.org/Testbench/mt45w8mw12/rtl/xml/mt45w8mw12_def.xml<br />+ /socgen/trunk/common/opencores.org/Testbench/toolflows/toolflow/xml/ara.xml<br />~ /socgen/trunk/common/opencores.org/Testbench/toolflows/toolflow/xml/documentation.xml<br />~ /socgen/trunk/common/opencores.org/Testbench/toolflows/toolflow/xml/icarus.xml<br />~ /socgen/trunk/common/opencores.org/Testbench/toolflows/toolflow/xml/ise.xml<br />~ /socgen/trunk/common/opencores.org/Testbench/toolflows/toolflow/xml/rtl_check.xml<br />~ /socgen/trunk/common/opencores.org/Testbench/toolflows/toolflow/xml/verilator.xml<br />~ /socgen/trunk/common/opencores.org/Testbench/toolflows/toolflow/xml/verilog.xml<br />- /socgen/trunk/dbs<br />+ /socgen/trunk/dot_profile<br />+ /socgen/trunk/gafrc<br />+ /socgen/trunk/gschemrc<br />+ /socgen/trunk/i<br />~ /socgen/trunk/Makefile<br />~ /socgen/trunk/profile<br />- /socgen/trunk/Projects/accellera.org<br />+ /socgen/trunk/Projects/digilentinc.com/nexys2<br />- /socgen/trunk/Projects/digilentinc.com/Nexys2/bin<br />+ /socgen/trunk/Projects/digilentinc.com/nexys2/doc<br />+ /socgen/trunk/Projects/digilentinc.com/nexys2/doc/html<br />+ /socgen/trunk/Projects/digilentinc.com/nexys2/doc/html/iceskate_default.html<br />+ /socgen/trunk/Projects/digilentinc.com/nexys2/doc/png<br />+ /socgen/trunk/Projects/digilentinc.com/nexys2/doc/png/iceskate_default_sch.png<br />+ /socgen/trunk/Projects/digilentinc.com/nexys2/doc/png/iceskate_default_sym.png<br />+ /socgen/trunk/Projects/digilentinc.com/nexys2/doc/sch<br />+ /socgen/trunk/Projects/digilentinc.com/nexys2/doc/sch/iceskate_default.sch<br />+ /socgen/trunk/Projects/digilentinc.com/nexys2/doc/sym<br />+ /socgen/trunk/Projects/digilentinc.com/nexys2/doc/sym/iceskate_default.sym<br />+ /socgen/trunk/Projects/digilentinc.com/nexys2/ip<br />+ /socgen/trunk/Projects/digilentinc.com/nexys2/ip-xact<br />~ /socgen/trunk/Projects/digilentinc.com/Nexys2/ip-xact/libraryCfg.xml<br />+ /socgen/trunk/Projects/digilentinc.com/nexys2/ip-xact/libraryCfg.xml<br />- /socgen/trunk/Projects/digilentinc.com/Nexys2/ip/clock/bin<br />~ /socgen/trunk/Projects/digilentinc.com/Nexys2/ip/clock/componentCfg.xml<br />~ /socgen/trunk/Projects/digilentinc.com/Nexys2/ip/clock/rtl/xml/cde_clock_sys.xml<br />- /socgen/trunk/Projects/digilentinc.com/Nexys2/ip/fpga/bin<br />~ /socgen/trunk/Projects/digilentinc.com/Nexys2/ip/fpga/componentCfg.xml<br />+ /socgen/trunk/Projects/digilentinc.com/Nexys2/ip/fpga/pads<br />+ /socgen/trunk/Projects/digilentinc.com/Nexys2/ip/fpga/pads/padring.csv<br />+ /socgen/trunk/Projects/digilentinc.com/Nexys2/ip/fpga/pads/padring.ods<br />+ /socgen/trunk/Projects/digilentinc.com/Nexys2/ip/fpga/pads/pads.ara<br />+ /socgen/trunk/Projects/digilentinc.com/Nexys2/ip/fpga/pads/pads.ise<br />~ /socgen/trunk/Projects/digilentinc.com/Nexys2/ip/fpga/rtl/xml/Nexys2_fpga_core.xml<br />~ /socgen/trunk/Projects/digilentinc.com/Nexys2/ip/fpga/rtl/xml/Nexys2_fpga_design.xml<br />~ /socgen/trunk/Projects/digilentinc.com/Nexys2/ip/fpga/rtl/xml/Nexys2_fpga_jtag_design.xml<br />~ /socgen/trunk/Projects/digilentinc.com/Nexys2/ip/fpga/rtl/xml/Nexys2_fpga_jtag_padring.xml<br />~ /socgen/trunk/Projects/digilentinc.com/Nexys2/ip/fpga/rtl/xml/Nexys2_fpga_padring.xml<br />+ /socgen/trunk/Projects/digilentinc.com/nexys2/ip/iceskate<br />+ /socgen/trunk/Projects/digilentinc.com/nexys2/ip/iceskate/componentCfg.xml<br />+ /socgen/trunk/Projects/digilentinc.com/nexys2/ip/iceskate/doc<br />+ /socgen/trunk/Projects/digilentinc.com/nexys2/ip/iceskate/pads<br />+ /socgen/trunk/Projects/digilentinc.com/nexys2/ip/iceskate/pads/padring.csv<br />+ /socgen/trunk/Projects/digilentinc.com/nexys2/ip/iceskate/pads/padring.ods<br />+ /socgen/trunk/Projects/digilentinc.com/nexys2/ip/iceskate/pads/padring.pcf<br />+ /socgen/trunk/Projects/digilentinc.com/nexys2/ip/iceskate/pads/padring.ucf<br />+ /socgen/trunk/Projects/digilentinc.com/nexys2/ip/iceskate/rtl<br />+ /socgen/trunk/Projects/digilentinc.com/nexys2/ip/iceskate/rtl/verilog<br />+ /socgen/trunk/Projects/digilentinc.com/nexys2/ip/iceskate/rtl/verilog/copyright<br />+ /socgen/trunk/Projects/digilentinc.com/nexys2/ip/iceskate/rtl/verilog/top<br />+ /socgen/trunk/Projects/digilentinc.com/nexys2/ip/iceskate/rtl/xml<br />+ /socgen/trunk/Projects/digilentinc.com/nexys2/ip/iceskate/rtl/xml/fpgas_iceskate_core.xml<br />+ /socgen/trunk/Projects/digilentinc.com/nexys2/ip/iceskate/rtl/xml/fpgas_iceskate_default.xml<br />+ /socgen/trunk/Projects/digilentinc.com/nexys2/ip/iceskate/rtl/xml/fpgas_iceskate_jtag.design.xml<br />+ /socgen/trunk/Projects/digilentinc.com/nexys2/ip/iceskate/rtl/xml/iceskate_core.design.xml<br />+ /socgen/trunk/Projects/digilentinc.com/nexys2/ip/iceskate/rtl/xml/iceskate_core.xml<br />+ /socgen/trunk/Projects/digilentinc.com/nexys2/ip/iceskate/rtl/xml/iceskate_padring.design.xml<br />+ /socgen/trunk/Projects/digilentinc.com/nexys2/ip/iceskate/rtl/xml/iceskate_padring.xml<br />+ /socgen/trunk/Projects/digilentinc.com/nexys2/ip/iceskate/sim<br />+ /socgen/trunk/Projects/digilentinc.com/nexys2/ip/iceskate/sim/icarus<br />+ /socgen/trunk/Projects/digilentinc.com/nexys2/ip/iceskate/sim/icarus/default<br />+ /socgen/trunk/Projects/digilentinc.com/nexys2/ip/iceskate/sim/icarus/default/dmp_define<br />+ /socgen/trunk/Projects/digilentinc.com/nexys2/ip/iceskate/sim/icarus/default/test_define<br />+ /socgen/trunk/Projects/digilentinc.com/nexys2/ip/iceskate/sim/icarus/default/wave.sav<br />+ /socgen/trunk/Projects/digilentinc.com/nexys2/ip/iceskate/sim/testbenches<br />+ /socgen/trunk/Projects/digilentinc.com/nexys2/ip/iceskate/sim/testbenches/verilog<br />+ /socgen/trunk/Projects/digilentinc.com/nexys2/ip/iceskate/sim/testbenches/verilog/tb.ext<br />+ /socgen/trunk/Projects/digilentinc.com/nexys2/ip/iceskate/sim/testbenches/xml<br />+ /socgen/trunk/Projects/digilentinc.com/nexys2/ip/iceskate/sim/testbenches/xml/fpgas_iceskate_bfm.design.xml<br />+ /socgen/trunk/Projects/digilentinc.com/nexys2/ip/iceskate/sim/testbenches/xml/fpgas_iceskate_default_lint.xml<br />+ /socgen/trunk/Projects/digilentinc.com/nexys2/ip/iceskate/sim/testbenches/xml/fpgas_iceskate_default_tb.xml<br />+ /socgen/trunk/Projects/digilentinc.com/nexys2/ip/iceskate/sim/testbenches/xml/iceskate_padring_dut.design.xml<br />+ /socgen/trunk/Projects/digilentinc.com/nexys2/ip/iceskate/syn<br />+ /socgen/trunk/Projects/digilentinc.com/nexys2/ip/iceskate/syn/ise<br />+ /socgen/trunk/Projects/digilentinc.com/nexys2/ip/iceskate/syn/ise/iceskate_rot<br />+ /socgen/trunk/Projects/digilentinc.com/nexys2/ip/iceskate/syn/ise/iceskate_rot/bsdl<br />+ /socgen/trunk/Projects/digilentinc.com/nexys2/ip/iceskate/syn/ise/iceskate_rot/debug<br />+ /socgen/trunk/Projects/digilentinc.com/nexys2/ip/iceskate/syn/ise/iceskate_rot/debug/fpga_load<br />+ /socgen/trunk/Projects/digilentinc.com/nexys2/ip/iceskate/syn/ise/iceskate_rot/debug/impact_bat<br />+ /socgen/trunk/Projects/digilentinc.com/nexys2/ip/iceskate/syn/ise/iceskate_rot/debug/ledtest.svf<br />+ /socgen/trunk/Projects/digilentinc.com/nexys2/ip/iceskate/syn/ise/iceskate_rot/debug/olimex_iceskate.cfg<br />+ /socgen/trunk/Projects/digilentinc.com/nexys2/ip/iceskate/syn/ise/iceskate_rot/debug/olimex_nexys2.cfg<br />+ /socgen/trunk/Projects/digilentinc.com/nexys2/ip/iceskate/syn/ise/iceskate_rot/debug/Readme.txt<br />+ /socgen/trunk/Projects/digilentinc.com/nexys2/ip/iceskate/syn/ise/iceskate_rot/target<br />+ /socgen/trunk/Projects/digilentinc.com/nexys2/ip/iceskate/syn/ise/iceskate_rot/target/bsdl<br />+ /socgen/trunk/Projects/digilentinc.com/nexys2/ip/iceskate/syn/ise/iceskate_rot/target/bsdl/xc3s1200e_fg320_1532.bsd<br />+ /socgen/trunk/Projects/digilentinc.com/nexys2/ip/iceskate/syn/ise/iceskate_rot/target/bsdl/xcf04s_vo20.bsd<br />+ /socgen/trunk/Projects/digilentinc.com/nexys2/ip/iceskate/syn/ise/iceskate_rot/target/cclk.ut<br />+ /socgen/trunk/Projects/digilentinc.com/nexys2/ip/iceskate/syn/ise/iceskate_rot/target/jtag.ut<br />+ /socgen/trunk/Projects/digilentinc.com/nexys2/ip/iceskate/syn/ise/iceskate_rot/target/Pad_Ring.ucf<br />+ /socgen/trunk/Projects/digilentinc.com/nexys2/ip/iceskate/syn/ise/iceskate_rot/verilog<br />+ /socgen/trunk/Projects/digilentinc.com/nexys2/ip/iceskate/syn/ise/iceskate_rot/verilog/sram.load<br />+ /socgen/trunk/Projects/digilentinc.com/nexys2/ip/iceskate/syn/ise/iceskate_rot/xml<br />+ /socgen/trunk/Projects/digilentinc.com/nexys2/ip/iceskate/syn/ise/iceskate_rot/xml/fpgas_iceskate_rot.xml<br />- /socgen/trunk/Projects/digilentinc.com/Nexys2/ip/jtag/bin<br />~ /socgen/trunk/Projects/digilentinc.com/Nexys2/ip/jtag/componentCfg.xml<br />~ /socgen/trunk/Projects/digilentinc.com/Nexys2/ip/jtag/rtl/verilog/syn/jtag_tap.v<br />~ /socgen/trunk/Projects/digilentinc.com/Nexys2/ip/jtag/rtl/xml/cde_jtag_tap.xml<br />- /socgen/trunk/Projects/digilentinc.com/Nexys2/ip/pad<br />~ /socgen/trunk/Projects/digilentinc.com/Nexys2/ip/sram/componentCfg.xml<br />~ /socgen/trunk/Projects/digilentinc.com/Nexys2/ip/sram/rtl/xml/sram_be.xml<br />~ /socgen/trunk/Projects/digilentinc.com/Nexys2/ip/sram/rtl/xml/sram_def.xml<br />~ /socgen/trunk/Projects/digilentinc.com/Nexys2/ip/sram/rtl/xml/sram_dp.xml<br />+ /socgen/trunk/Projects/lattice.com<br />+ /socgen/trunk/Projects/lattice.com/fpgas<br />+ /socgen/trunk/Projects/lattice.com/fpgas/doc<br />+ /socgen/trunk/Projects/lattice.com/fpgas/doc/html<br />+ /socgen/trunk/Projects/lattice.com/fpgas/doc/html/iceskate_default.html<br />+ /socgen/trunk/Projects/lattice.com/fpgas/doc/png<br />+ /socgen/trunk/Projects/lattice.com/fpgas/doc/png/iceskate_default_sch.png<br />+ /socgen/trunk/Projects/lattice.com/fpgas/doc/png/iceskate_default_sym.png<br />+ /socgen/trunk/Projects/lattice.com/fpgas/doc/sch<br />+ /socgen/trunk/Projects/lattice.com/fpgas/doc/sch/iceskate_default.sch<br />+ /socgen/trunk/Projects/lattice.com/fpgas/doc/sym<br />+ /socgen/trunk/Projects/lattice.com/fpgas/doc/sym/iceskate_default.sym<br />+ /socgen/trunk/Projects/lattice.com/fpgas/ip<br />+ /socgen/trunk/Projects/lattice.com/fpgas/ip-xact<br />+ /socgen/trunk/Projects/lattice.com/fpgas/ip-xact/libraryCfg.xml<br />+ /socgen/trunk/Projects/lattice.com/fpgas/ip/iceskate<br />+ /socgen/trunk/Projects/lattice.com/fpgas/ip/iceskate/componentCfg.xml<br />+ /socgen/trunk/Projects/lattice.com/fpgas/ip/iceskate/doc<br />+ /socgen/trunk/Projects/lattice.com/fpgas/ip/iceskate/pads<br />+ /socgen/trunk/Projects/lattice.com/fpgas/ip/iceskate/pads/padring.csv<br />+ /socgen/trunk/Projects/lattice.com/fpgas/ip/iceskate/pads/padring.ods<br />+ /socgen/trunk/Projects/lattice.com/fpgas/ip/iceskate/pads/padring.pcf<br />+ /socgen/trunk/Projects/lattice.com/fpgas/ip/iceskate/pads/pads.ara<br />+ /socgen/trunk/Projects/lattice.com/fpgas/ip/iceskate/pads/pads.ise<br />+ /socgen/trunk/Projects/lattice.com/fpgas/ip/iceskate/rtl<br />+ /socgen/trunk/Projects/lattice.com/fpgas/ip/iceskate/rtl/verilog<br />+ /socgen/trunk/Projects/lattice.com/fpgas/ip/iceskate/rtl/verilog/copyright<br />+ /socgen/trunk/Projects/lattice.com/fpgas/ip/iceskate/rtl/verilog/top<br />+ /socgen/trunk/Projects/lattice.com/fpgas/ip/iceskate/rtl/xml<br />+ /socgen/trunk/Projects/lattice.com/fpgas/ip/iceskate/rtl/xml/fpgas_iceskate_core.xml<br />+ /socgen/trunk/Projects/lattice.com/fpgas/ip/iceskate/rtl/xml/fpgas_iceskate_default.xml<br />+ /socgen/trunk/Projects/lattice.com/fpgas/ip/iceskate/rtl/xml/iceskate_core.design.xml<br />+ /socgen/trunk/Projects/lattice.com/fpgas/ip/iceskate/rtl/xml/iceskate_core.xml<br />+ /socgen/trunk/Projects/lattice.com/fpgas/ip/iceskate/rtl/xml/iceskate_padring.design.xml<br />+ /socgen/trunk/Projects/lattice.com/fpgas/ip/iceskate/rtl/xml/iceskate_padring.xml<br />+ /socgen/trunk/Projects/lattice.com/fpgas/ip/iceskate/sim<br />+ /socgen/trunk/Projects/lattice.com/fpgas/ip/iceskate/sim/icarus<br />+ /socgen/trunk/Projects/lattice.com/fpgas/ip/iceskate/sim/icarus/default<br />+ /socgen/trunk/Projects/lattice.com/fpgas/ip/iceskate/sim/icarus/default/dmp_define<br />+ /socgen/trunk/Projects/lattice.com/fpgas/ip/iceskate/sim/icarus/default/test_define<br />+ /socgen/trunk/Projects/lattice.com/fpgas/ip/iceskate/sim/icarus/default/wave.sav<br />+ /socgen/trunk/Projects/lattice.com/fpgas/ip/iceskate/sim/testbenches<br />+ /socgen/trunk/Projects/lattice.com/fpgas/ip/iceskate/sim/testbenches/verilog<br />+ /socgen/trunk/Projects/lattice.com/fpgas/ip/iceskate/sim/testbenches/verilog/tb.ext<br />+ /socgen/trunk/Projects/lattice.com/fpgas/ip/iceskate/sim/testbenches/xml<br />+ /socgen/trunk/Projects/lattice.com/fpgas/ip/iceskate/sim/testbenches/xml/fpgas_iceskate_default_lint.xml<br />+ /socgen/trunk/Projects/lattice.com/fpgas/ip/iceskate/sim/testbenches/xml/fpgas_iceskate_default_tb.xml<br />+ /socgen/trunk/Projects/lattice.com/fpgas/ip/iceskate/sim/testbenches/xml/fpgas_iceskate_dut.design.xml<br />+ /socgen/trunk/Projects/lattice.com/fpgas/ip/iceskate/syn<br />+ /socgen/trunk/Projects/lattice.com/fpgas/ip/iceskate/syn/ara<br />+ /socgen/trunk/Projects/lattice.com/fpgas/ip/iceskate/syn/ara/iceskate_spi<br />+ /socgen/trunk/Projects/lattice.com/fpgas/ip/iceskate/syn/ara/iceskate_spi/bsdl<br />+ /socgen/trunk/Projects/lattice.com/fpgas/ip/iceskate/syn/ara/iceskate_spi/debug<br />+ /socgen/trunk/Projects/lattice.com/fpgas/ip/iceskate/syn/ara/iceskate_spi/debug/fpga_load<br />+ /socgen/trunk/Projects/lattice.com/fpgas/ip/iceskate/syn/ara/iceskate_spi/debug/impact_bat<br />+ /socgen/trunk/Projects/lattice.com/fpgas/ip/iceskate/syn/ara/iceskate_spi/debug/ledtest.svf<br />+ /socgen/trunk/Projects/lattice.com/fpgas/ip/iceskate/syn/ara/iceskate_spi/debug/olimex_iceskate.cfg<br />+ /socgen/trunk/Projects/lattice.com/fpgas/ip/iceskate/syn/ara/iceskate_spi/debug/olimex_nexys2.cfg<br />+ /socgen/trunk/Projects/lattice.com/fpgas/ip/iceskate/syn/ara/iceskate_spi/debug/Readme.txt<br />+ /socgen/trunk/Projects/lattice.com/fpgas/ip/iceskate/syn/ara/iceskate_spi/target<br />+ /socgen/trunk/Projects/lattice.com/fpgas/ip/iceskate/syn/ara/iceskate_spi/target/bsdl<br />+ /socgen/trunk/Projects/lattice.com/fpgas/ip/iceskate/syn/ara/iceskate_spi/target/bsdl/xc3s1200e_fg320_1532.bsd<br />+ /socgen/trunk/Projects/lattice.com/fpgas/ip/iceskate/syn/ara/iceskate_spi/target/bsdl/xcf04s_vo20.bsd<br />+ /socgen/trunk/Projects/lattice.com/fpgas/ip/iceskate/syn/ara/iceskate_spi/target/cclk.ut<br />+ /socgen/trunk/Projects/lattice.com/fpgas/ip/iceskate/syn/ara/iceskate_spi/target/jtag.ut<br />+ /socgen/trunk/Projects/lattice.com/fpgas/ip/iceskate/syn/ara/iceskate_spi/target/padring.pcf<br />+ /socgen/trunk/Projects/lattice.com/fpgas/ip/iceskate/syn/ara/iceskate_spi/target/pads.ara<br />+ /socgen/trunk/Projects/lattice.com/fpgas/ip/iceskate/syn/ara/iceskate_spi/target/Pad_Ring.ucf<br />+ /socgen/trunk/Projects/lattice.com/fpgas/ip/iceskate/syn/ara/iceskate_spi/verilog<br />+ /socgen/trunk/Projects/lattice.com/fpgas/ip/iceskate/syn/ara/iceskate_spi/verilog/sram.load<br />+ /socgen/trunk/Projects/lattice.com/fpgas/ip/iceskate/syn/ara/iceskate_spi/xml<br />+ /socgen/trunk/Projects/lattice.com/fpgas/ip/iceskate/syn/ara/iceskate_spi/xml/fpgas_iceskate_spi.xml<br />+ /socgen/trunk/Projects/lattice.com/fpgas/ip/iceskate/syn/chips<br />+ /socgen/trunk/Projects/lattice.com/fpgas/ip/iceskate/syn/chips/verilog<br />+ /socgen/trunk/Projects/lattice.com/fpgas/ip/iceskate/syn/chips/xml<br />- /socgen/trunk/Projects/opencores.org/adv_debug_sys/bin<br />~ /socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/componentCfg.xml<br />- /socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/doc/Geda<br />~ /socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/doc/html/adv_dbg_if_cpu0.html<br />~ /socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/doc/html/adv_dbg_if_cpu1.html<br />~ /socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/doc/html/adv_dbg_if_jfifo.html<br />~ /socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/doc/html/adv_dbg_if_jsp.html<br />~ /socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/doc/html/adv_dbg_if_wb.html<br />~ /socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/doc/html/adv_dbg_if_wb_cpu0.html<br />- /socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/doc/html/adv_dbg_if_wb_cpu0_jfifo.html<br />- /socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/doc/html/adv_dbg_if_wb_cpu0_jsp.html<br />~ /socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/doc/html/adv_dbg_if_wb_cpu2_jsp.html<br />+ /socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/doc/png<br />+ /socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/doc/png/adv_dbg_if_cpu0_sch.png<br />+ /socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/doc/png/adv_dbg_if_cpu0_sym.png<br />+ /socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/doc/png/adv_dbg_if_cpu1_sch.png<br />+ /socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/doc/png/adv_dbg_if_cpu1_sym.png<br />+ /socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/doc/png/adv_dbg_if_jfifo_sch.png<br />+ /socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/doc/png/adv_dbg_if_jfifo_sym.png<br />+ /socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/doc/png/adv_dbg_if_jsp_sch.png<br />+ /socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/doc/png/adv_dbg_if_jsp_sym.png<br />+ /socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/doc/png/adv_dbg_if_wb_cpu0_sch.png<br />+ /socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/doc/png/adv_dbg_if_wb_cpu0_sym.png<br />+ /socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/doc/png/adv_dbg_if_wb_cpu2_jsp_sch.png<br />+ /socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/doc/png/adv_dbg_if_wb_cpu2_jsp_sym.png<br />+ /socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/doc/png/adv_dbg_if_wb_sch.png<br />+ /socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/doc/png/adv_dbg_if_wb_sym.png<br />+ /socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/doc/sch<br />+ /socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/doc/sch/adv_dbg_if_cpu0.sch<br />+ /socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/doc/sch/adv_dbg_if_cpu1.sch<br />+ /socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/doc/sch/adv_dbg_if_jfifo.sch<br />+ /socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/doc/sch/adv_dbg_if_jsp.sch<br />+ /socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/doc/sch/adv_dbg_if_wb.sch<br />+ /socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/doc/sch/adv_dbg_if_wb_cpu0.sch<br />+ /socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/doc/sch/adv_dbg_if_wb_cpu2_jsp.sch<br />+ /socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/doc/sym<br />+ /socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/doc/sym/adv_dbg_if_cpu0.sym<br />+ /socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/doc/sym/adv_dbg_if_cpu1.sym<br />+ /socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/doc/sym/adv_dbg_if_jfifo.sym<br />+ /socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/doc/sym/adv_dbg_if_jsp.sym<br />+ /socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/doc/sym/adv_dbg_if_wb.sym<br />+ /socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/doc/sym/adv_dbg_if_wb_cpu0.sym<br />+ /socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/doc/sym/adv_dbg_if_wb_cpu2_jsp.sym<br />~ /socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_jfifo_module.v<br />~ /socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_jsp_module.v<br />+ /socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/SYNTHESIS<br />- /socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/SYNTHESYS<br />~ /socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/rtl/xml/adv_dbg_if_cpu0.xml<br />~ /socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/rtl/xml/adv_dbg_if_cpu0_i.xml<br />~ /socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/rtl/xml/adv_dbg_if_cpu1.xml<br />~ /socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/rtl/xml/adv_dbg_if_cpu1_i.xml<br />~ /socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/rtl/xml/adv_dbg_if_jfifo.xml<br />~ /socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/rtl/xml/adv_dbg_if_jfifo_i.xml<br />~ /socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/rtl/xml/adv_dbg_if_jsp.xml<br />~ /socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/rtl/xml/adv_dbg_if_jsp_i.xml<br />~ /socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/rtl/xml/adv_dbg_if_jtag_i.xml<br />~ /socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/rtl/xml/adv_dbg_if_wb.xml<br />~ /socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/rtl/xml/adv_dbg_if_wb_cpu0.xml<br />~ /socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/rtl/xml/adv_dbg_if_wb_cpu0_jfifo.xml<br />~ /socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/rtl/xml/adv_dbg_if_wb_cpu0_jsp.xml<br />~ /socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/rtl/xml/adv_dbg_if_wb_cpu2_jsp.xml<br />~ /socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/rtl/xml/adv_dbg_if_wb_i.xml<br />~ /socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/sim/testbenches/xml/adv_dbg_if_bfm.design.xml<br />~ /socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/sim/testbenches/xml/adv_dbg_if_cpu0_dut.params.xml<br />~ /socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/sim/testbenches/xml/adv_dbg_if_cpu0_duth.design.xml<br />~ /socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/sim/testbenches/xml/adv_dbg_if_cpu0_lint.xml<br />~ /socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/sim/testbenches/xml/adv_dbg_if_cpu0_tb.xml<br />~ /socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/sim/testbenches/xml/adv_dbg_if_cpu1_dut.params.xml<br />~ /socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/sim/testbenches/xml/adv_dbg_if_cpu1_duth.design.xml<br />~ /socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/sim/testbenches/xml/adv_dbg_if_cpu1_lint.xml<br />~ /socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/sim/testbenches/xml/adv_dbg_if_cpu1_tb.xml<br />~ /socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/sim/testbenches/xml/adv_dbg_if_jfifo_bfm.design.xml<br />~ /socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/sim/testbenches/xml/adv_dbg_if_jfifo_dut.params.xml<br />~ /socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/sim/testbenches/xml/adv_dbg_if_jfifo_duth.design.xml<br />~ /socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/sim/testbenches/xml/adv_dbg_if_jfifo_lint.xml<br />~ /socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/sim/testbenches/xml/adv_dbg_if_jfifo_sync_tb.xml<br />~ /socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/sim/testbenches/xml/adv_dbg_if_jfifo_tb.xml<br />~ /socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/sim/testbenches/xml/adv_dbg_if_jsp_bfm.design.xml<br />~ /socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/sim/testbenches/xml/adv_dbg_if_jsp_dut.params.xml<br />~ /socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/sim/testbenches/xml/adv_dbg_if_jsp_duth.design.xml<br />~ /socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/sim/testbenches/xml/adv_dbg_if_jsp_lint.xml<br />~ /socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/sim/testbenches/xml/adv_dbg_if_jsp_tb.xml<br />~ /socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/sim/testbenches/xml/adv_dbg_if_wb_bfm.design.xml<br />~ /socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/sim/testbenches/xml/adv_dbg_if_wb_cpu0_dut.params.xml<br />~ /socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/sim/testbenches/xml/adv_dbg_if_wb_cpu0_duth.design.xml<br />~ /socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/sim/testbenches/xml/adv_dbg_if_wb_cpu0_jfifo_dut.params.xml<br />~ /socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/sim/testbenches/xml/adv_dbg_if_wb_cpu0_jfifo_duth.design.xml<br />~ /socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/sim/testbenches/xml/adv_dbg_if_wb_cpu0_jsp_dut.params.xml<br />~ /socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/sim/testbenches/xml/adv_dbg_if_wb_cpu0_jsp_duth.design.xml<br />~ /socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/sim/testbenches/xml/adv_dbg_if_wb_cpu0_lint.xml<br />~ /socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/sim/testbenches/xml/adv_dbg_if_wb_cpu2_jsp_dut.params.xml<br />~ /socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/sim/testbenches/xml/adv_dbg_if_wb_cpu2_jsp_duth.design.xml<br />~ /socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/sim/testbenches/xml/adv_dbg_if_wb_cpu2_jsp_lint.xml<br />~ /socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/sim/testbenches/xml/adv_dbg_if_wb_dut.params.xml<br />~ /socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/sim/testbenches/xml/adv_dbg_if_wb_duth.design.xml<br />~ /socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/sim/testbenches/xml/adv_dbg_if_wb_lint.xml<br />~ /socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/sim/testbenches/xml/adv_dbg_if_wb_tb.xml<br />+ /socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/sim/x<br />- /socgen/trunk/Projects/opencores.org/fpgas/bin<br />- /socgen/trunk/Projects/opencores.org/fpgas/doc/Geda<br />+ /socgen/trunk/Projects/opencores.org/fpgas/doc/html/iceskate_default.html<br />+ /socgen/trunk/Projects/opencores.org/fpgas/doc/html/logipi_T6502_default.html<br />~ /socgen/trunk/Projects/opencores.org/fpgas/doc/html/Nexys2_T6502_default.html<br />+ /socgen/trunk/Projects/opencores.org/fpgas/doc/png<br />+ /socgen/trunk/Projects/opencores.org/fpgas/doc/png/iceskate_default_sch.png<br />+ /socgen/trunk/Projects/opencores.org/fpgas/doc/png/iceskate_default_sym.png<br />+ /socgen/trunk/Projects/opencores.org/fpgas/doc/png/logipi_T6502_default_sch.png<br />+ /socgen/trunk/Projects/opencores.org/fpgas/doc/png/logipi_T6502_default_sym.png<br />+ /socgen/trunk/Projects/opencores.org/fpgas/doc/png/Nexys2_T6502_default_sch.png<br />+ /socgen/trunk/Projects/opencores.org/fpgas/doc/png/Nexys2_T6502_default_sym.png<br />+ /socgen/trunk/Projects/opencores.org/fpgas/doc/sch<br />+ /socgen/trunk/Projects/opencores.org/fpgas/doc/sch/iceskate_default.sch<br />+ /socgen/trunk/Projects/opencores.org/fpgas/doc/sch/logipi_T6502_default.sch<br />+ /socgen/trunk/Projects/opencores.org/fpgas/doc/sch/Nexys2_T6502_default.sch<br />+ /socgen/trunk/Projects/opencores.org/fpgas/doc/sym<br />+ /socgen/trunk/Projects/opencores.org/fpgas/doc/sym/iceskate_default.sym<br />+ /socgen/trunk/Projects/opencores.org/fpgas/doc/sym/logipi_T6502_default.sym<br />+ /socgen/trunk/Projects/opencores.org/fpgas/doc/sym/Nexys2_T6502_default.sym<br />~ /socgen/trunk/Projects/opencores.org/fpgas/ip-xact/libraryCfg.xml<br />- /socgen/trunk/Projects/opencores.org/fpgas/ip/Nexys2_T6502/bin<br />~ /socgen/trunk/Projects/opencores.org/fpgas/ip/Nexys2_T6502/componentCfg.xml<br />~ /socgen/trunk/Projects/opencores.org/fpgas/ip/Nexys2_T6502/rtl/xml/Nexys2_T6502_core.design.xml<br />~ /socgen/trunk/Projects/opencores.org/fpgas/ip/Nexys2_T6502/rtl/xml/Nexys2_T6502_core.xml<br />~ /socgen/trunk/Projects/opencores.org/fpgas/ip/Nexys2_T6502/rtl/xml/Nexys2_T6502_default.xml<br />~ /socgen/trunk/Projects/opencores.org/fpgas/ip/Nexys2_T6502/rtl/xml/Nexys2_T6502_fpga.design.xml<br />- /socgen/trunk/Projects/opencores.org/fpgas/ip/Nexys2_T6502/sim/bin<br />~ /socgen/trunk/Projects/opencores.org/fpgas/ip/Nexys2_T6502/sim/testbenches/verilog/sram.load<br />~ /socgen/trunk/Projects/opencores.org/fpgas/ip/Nexys2_T6502/sim/testbenches/xml/Nexys2_T6502_bfm.design.xml<br />~ /socgen/trunk/Projects/opencores.org/fpgas/ip/Nexys2_T6502/sim/testbenches/xml/Nexys2_T6502_default_dut.params.xml<br />~ /socgen/trunk/Projects/opencores.org/fpgas/ip/Nexys2_T6502/sim/testbenches/xml/Nexys2_T6502_default_duth.design.xml<br />~ /socgen/trunk/Projects/opencores.org/fpgas/ip/Nexys2_T6502/sim/testbenches/xml/Nexys2_T6502_default_lint.xml<br />~ /socgen/trunk/Projects/opencores.org/fpgas/ip/Nexys2_T6502/sim/testbenches/xml/Nexys2_T6502_default_tb.xml<br />+ /socgen/trunk/Projects/opencores.org/fpgas/ip/Nexys2_T6502/sim/x<br />~ /socgen/trunk/Projects/opencores.org/fpgas/ip/Nexys2_T6502/syn/chips/verilog/sram.load<br />~ /socgen/trunk/Projects/opencores.org/fpgas/ip/Nexys2_T6502/syn/chips/xml/Nexys2_T6502_chip.xml<br />~ /socgen/trunk/Projects/opencores.org/fpgas/ip/Nexys2_T6502/syn/ise/Nexys2_T6502_kim_2/debug/ledtest.svf<br />+ /socgen/trunk/Projects/opencores.org/fpgas/ip/Nexys2_T6502/syn/ise/Nexys2_T6502_kim_2/debug/olimex_nexys2.cfg<br />+ /socgen/trunk/Projects/opencores.org/fpgas/ip/Nexys2_T6502/syn/ise/Nexys2_T6502_kim_2/debug/Readme.txt<br />+ /socgen/trunk/Projects/opencores.org/fpgas/ip/Nexys2_T6502/syn/ise/Nexys2_T6502_kim_2/target<br />+ /socgen/trunk/Projects/opencores.org/fpgas/ip/Nexys2_T6502/syn/ise/Nexys2_T6502_kim_2/target/bsdl<br />+ /socgen/trunk/Projects/opencores.org/fpgas/ip/Nexys2_T6502/syn/ise/Nexys2_T6502_kim_2/target/bsdl/xc3s1200e_fg320_1532.bsd<br />+ /socgen/trunk/Projects/opencores.org/fpgas/ip/Nexys2_T6502/syn/ise/Nexys2_T6502_kim_2/target/bsdl/xcf04s_vo20.bsd<br />+ /socgen/trunk/Projects/opencores.org/fpgas/ip/Nexys2_T6502/syn/ise/Nexys2_T6502_kim_2/target/cclk.ut<br />+ /socgen/trunk/Projects/opencores.org/fpgas/ip/Nexys2_T6502/syn/ise/Nexys2_T6502_kim_2/target/jtag.ut<br />+ /socgen/trunk/Projects/opencores.org/fpgas/ip/Nexys2_T6502/syn/ise/Nexys2_T6502_kim_2/target/Pad_Ring.ucf<br />~ /socgen/trunk/Projects/opencores.org/fpgas/ip/Nexys2_T6502/syn/ise/Nexys2_T6502_kim_2/verilog/sram.load<br />~ /socgen/trunk/Projects/opencores.org/fpgas/ip/Nexys2_T6502/syn/ise/Nexys2_T6502_kim_2/xml/Nexys2_T6502_kim_2.xml<br />- /socgen/trunk/Projects/opencores.org/fpgas/ip/Nexys2_T6502/syn/ise/Nexys2_T6502_tim_2<br />- /socgen/trunk/Projects/opencores.org/fpgas/sw/vga_font/Makefile<br />~ /socgen/trunk/Projects/opencores.org/fpgas/sw/vga_font/xml/vga_font.xml<br />- /socgen/trunk/Projects/opencores.org/fpgas/sw/vga_startup_screen/Makefile<br />~ /socgen/trunk/Projects/opencores.org/fpgas/sw/vga_startup_screen/xml/vga_startup_screen.xml<br />- /socgen/trunk/Projects/opencores.org/io/bin<br />- /socgen/trunk/Projects/opencores.org/io/doc/Geda<br />~ /socgen/trunk/Projects/opencores.org/io/doc/html/io_ext_mem_interface_def.html<br />~ /socgen/trunk/Projects/opencores.org/io/doc/html/io_gpio_def.html<br />~ /socgen/trunk/Projects/opencores.org/io/doc/html/io_module_def.html<br />~ /socgen/trunk/Projects/opencores.org/io/doc/html/io_module_gpio.html<br />~ /socgen/trunk/Projects/opencores.org/io/doc/html/io_module_mouse.html<br />~ /socgen/trunk/Projects/opencores.org/io/doc/html/io_pic_def.html<br />~ /socgen/trunk/Projects/opencores.org/io/doc/html/io_ps2_def.html<br />~ /socgen/trunk/Projects/opencores.org/io/doc/html/io_ps2_mouse.html<br />~ /socgen/trunk/Projects/opencores.org/io/doc/html/io_timer_def.html<br />~ /socgen/trunk/Projects/opencores.org/io/doc/html/io_uart_def.html<br />~ /socgen/trunk/Projects/opencores.org/io/doc/html/io_uart_rx.html<br />~ /socgen/trunk/Projects/opencores.org/io/doc/html/io_uart_rxtx.html<br />~ /socgen/trunk/Projects/opencores.org/io/doc/html/io_uart_tx.html<br />~ /socgen/trunk/Projects/opencores.org/io/doc/html/io_utimer_def.html<br />~ /socgen/trunk/Projects/opencores.org/io/doc/html/io_vga_def.html<br />~ /socgen/trunk/Projects/opencores.org/io/doc/html/io_vic_def.html<br />+ /socgen/trunk/Projects/opencores.org/io/doc/png<br />+ /socgen/trunk/Projects/opencores.org/io/doc/png/io_ext_mem_interface_def_sch.png<br />+ /socgen/trunk/Projects/opencores.org/io/doc/png/io_ext_mem_interface_def_sym.png<br />+ /socgen/trunk/Projects/opencores.org/io/doc/png/io_gpio_def_sch.png<br />+ /socgen/trunk/Projects/opencores.org/io/doc/png/io_gpio_def_sym.png<br />+ /socgen/trunk/Projects/opencores.org/io/doc/png/io_module_def_sch.png<br />+ /socgen/trunk/Projects/opencores.org/io/doc/png/io_module_def_sym.png<br />+ /socgen/trunk/Projects/opencores.org/io/doc/png/io_module_gpio_sch.png<br />+ /socgen/trunk/Projects/opencores.org/io/doc/png/io_module_gpio_sym.png<br />+ /socgen/trunk/Projects/opencores.org/io/doc/png/io_module_mouse_sch.png<br />+ /socgen/trunk/Projects/opencores.org/io/doc/png/io_module_mouse_sym.png<br />+ /socgen/trunk/Projects/opencores.org/io/doc/png/io_pic_def_sch.png<br />+ /socgen/trunk/Projects/opencores.org/io/doc/png/io_pic_def_sym.png<br />+ /socgen/trunk/Projects/opencores.org/io/doc/png/io_ps2_def_sch.png<br />+ /socgen/trunk/Projects/opencores.org/io/doc/png/io_ps2_def_sym.png<br />+ /socgen/trunk/Projects/opencores.org/io/doc/png/io_ps2_mouse_sch.png<br />+ /socgen/trunk/Projects/opencores.org/io/doc/png/io_ps2_mouse_sym.png<br />+ /socgen/trunk/Projects/opencores.org/io/doc/png/io_timer_def_sch.png<br />+ /socgen/trunk/Projects/opencores.org/io/doc/png/io_timer_def_sym.png<br />+ /socgen/trunk/Projects/opencores.org/io/doc/png/io_uart_def_sch.png<br />+ /socgen/trunk/Projects/opencores.org/io/doc/png/io_uart_def_sym.png<br />+ /socgen/trunk/Projects/opencores.org/io/doc/png/io_uart_rxtx_sch.png<br />+ /socgen/trunk/Projects/opencores.org/io/doc/png/io_uart_rxtx_sym.png<br />+ /socgen/trunk/Projects/opencores.org/io/doc/png/io_uart_rx_sch.png<br />+ /socgen/trunk/Projects/opencores.org/io/doc/png/io_uart_rx_sym.png<br />+ /socgen/trunk/Projects/opencores.org/io/doc/png/io_uart_tx_sch.png<br />+ /socgen/trunk/Projects/opencores.org/io/doc/png/io_uart_tx_sym.png<br />+ /socgen/trunk/Projects/opencores.org/io/doc/png/io_utimer_def_sch.png<br />+ /socgen/trunk/Projects/opencores.org/io/doc/png/io_utimer_def_sym.png<br />+ /socgen/trunk/Projects/opencores.org/io/doc/png/io_vga_def_sch.png<br />+ /socgen/trunk/Projects/opencores.org/io/doc/png/io_vga_def_sym.png<br />+ /socgen/trunk/Projects/opencores.org/io/doc/png/io_vic_def_sch.png<br />+ /socgen/trunk/Projects/opencores.org/io/doc/png/io_vic_def_sym.png<br />+ /socgen/trunk/Projects/opencores.org/io/doc/sch<br />+ /socgen/trunk/Projects/opencores.org/io/doc/sch/io_ext_mem_interface_def.sch<br />+ /socgen/trunk/Projects/opencores.org/io/doc/sch/io_gpio_def.sch<br />+ /socgen/trunk/Projects/opencores.org/io/doc/sch/io_module_def.sch<br />+ /socgen/trunk/Projects/opencores.org/io/doc/sch/io_module_gpio.sch<br />+ /socgen/trunk/Projects/opencores.org/io/doc/sch/io_module_mouse.sch<br />+ /socgen/trunk/Projects/opencores.org/io/doc/sch/io_pic_def.sch<br />+ /socgen/trunk/Projects/opencores.org/io/doc/sch/io_ps2_def.sch<br />+ /socgen/trunk/Projects/opencores.org/io/doc/sch/io_ps2_mouse.sch<br />+ /socgen/trunk/Projects/opencores.org/io/doc/sch/io_timer_def.sch<br />+ /socgen/trunk/Projects/opencores.org/io/doc/sch/io_uart_def.sch<br />+ /socgen/trunk/Projects/opencores.org/io/doc/sch/io_uart_rx.sch<br />+ /socgen/trunk/Projects/opencores.org/io/doc/sch/io_uart_rxtx.sch<br />+ /socgen/trunk/Projects/opencores.org/io/doc/sch/io_uart_tx.sch<br />+ /socgen/trunk/Projects/opencores.org/io/doc/sch/io_utimer_def.sch<br />+ /socgen/trunk/Projects/opencores.org/io/doc/sch/io_vga_def.sch<br />+ /socgen/trunk/Projects/opencores.org/io/doc/sch/io_vic_def.sch<br />+ /socgen/trunk/Projects/opencores.org/io/doc/sym<br />+ /socgen/trunk/Projects/opencores.org/io/doc/sym/io_ext_mem_interface_def.sym<br />+ /socgen/trunk/Projects/opencores.org/io/doc/sym/io_gpio_def.sym<br />+ /socgen/trunk/Projects/opencores.org/io/doc/sym/io_module_def.sym<br />+ /socgen/trunk/Projects/opencores.org/io/doc/sym/io_module_gpio.sym<br />+ /socgen/trunk/Projects/opencores.org/io/doc/sym/io_module_mouse.sym<br />+ /socgen/trunk/Projects/opencores.org/io/doc/sym/io_pic_def.sym<br />+ /socgen/trunk/Projects/opencores.org/io/doc/sym/io_ps2_def.sym<br />+ /socgen/trunk/Projects/opencores.org/io/doc/sym/io_ps2_mouse.sym<br />+ /socgen/trunk/Projects/opencores.org/io/doc/sym/io_timer_def.sym<br />+ /socgen/trunk/Projects/opencores.org/io/doc/sym/io_uart_def.sym<br />+ /socgen/trunk/Projects/opencores.org/io/doc/sym/io_uart_rx.sym<br />+ /socgen/trunk/Projects/opencores.org/io/doc/sym/io_uart_rxtx.sym<br />+ /socgen/trunk/Projects/opencores.org/io/doc/sym/io_uart_tx.sym<br />+ /socgen/trunk/Projects/opencores.org/io/doc/sym/io_utimer_def.sym<br />+ /socgen/trunk/Projects/opencores.org/io/doc/sym/io_vga_def.sym<br />+ /socgen/trunk/Projects/opencores.org/io/doc/sym/io_vic_def.sym<br />~ /socgen/trunk/Projects/opencores.org/io/ip-xact/libraryCfg.xml<br />- /socgen/trunk/Projects/opencores.org/io/ip/io_ext_mem_interface/bin<br />~ /socgen/trunk/Projects/opencores.org/io/ip/io_ext_mem_interface/componentCfg.xml<br />~ /socgen/trunk/Projects/opencores.org/io/ip/io_ext_mem_interface/rtl/xml/io_ext_mem_interface_def.design.xml<br />~ /socgen/trunk/Projects/opencores.org/io/ip/io_ext_mem_interface/rtl/xml/io_ext_mem_interface_def.xml<br />- /socgen/trunk/Projects/opencores.org/io/ip/io_ext_mem_interface/sim/bin<br />~ /socgen/trunk/Projects/opencores.org/io/ip/io_ext_mem_interface/sim/testbenches/xml/io_ext_mem_interface_bfm.design.xml<br />~ /socgen/trunk/Projects/opencores.org/io/ip/io_ext_mem_interface/sim/testbenches/xml/io_ext_mem_interface_def_dut.params.xml<br />~ /socgen/trunk/Projects/opencores.org/io/ip/io_ext_mem_interface/sim/testbenches/xml/io_ext_mem_interface_def_duth.design.xml<br />~ /socgen/trunk/Projects/opencores.org/io/ip/io_ext_mem_interface/sim/testbenches/xml/io_ext_mem_interface_def_lint.xml<br />- /socgen/trunk/Projects/opencores.org/io/ip/io_gpio/bin<br />~ /socgen/trunk/Projects/opencores.org/io/ip/io_gpio/componentCfg.xml<br />~ /socgen/trunk/Projects/opencores.org/io/ip/io_gpio/rtl/xml/io_gpio_def.xml<br />- /socgen/trunk/Projects/opencores.org/io/ip/io_gpio/sim/bin<br />~ /socgen/trunk/Projects/opencores.org/io/ip/io_gpio/sim/testbenches/xml/io_gpio_bfm.design.xml<br />~ /socgen/trunk/Projects/opencores.org/io/ip/io_gpio/sim/testbenches/xml/io_gpio_def_dut.params.xml<br />~ /socgen/trunk/Projects/opencores.org/io/ip/io_gpio/sim/testbenches/xml/io_gpio_def_duth.design.xml<br />~ /socgen/trunk/Projects/opencores.org/io/ip/io_gpio/sim/testbenches/xml/io_gpio_def_lint.xml<br />~ /socgen/trunk/Projects/opencores.org/io/ip/io_gpio/sim/testbenches/xml/io_gpio_def_tb.xml<br />- /socgen/trunk/Projects/opencores.org/io/ip/io_module/bin<br />~ /socgen/trunk/Projects/opencores.org/io/ip/io_module/componentCfg.xml<br />~ /socgen/trunk/Projects/opencores.org/io/ip/io_module/rtl/xml/io_module_def.design.xml<br />~ /socgen/trunk/Projects/opencores.org/io/ip/io_module/rtl/xml/io_module_def.xml<br />~ /socgen/trunk/Projects/opencores.org/io/ip/io_module/rtl/xml/io_module_gpio.design.xml<br />~ /socgen/trunk/Projects/opencores.org/io/ip/io_module/rtl/xml/io_module_gpio.xml<br />~ /socgen/trunk/Projects/opencores.org/io/ip/io_module/rtl/xml/io_module_mouse.design.xml<br />~ /socgen/trunk/Projects/opencores.org/io/ip/io_module/rtl/xml/io_module_mouse.xml<br />- /socgen/trunk/Projects/opencores.org/io/ip/io_module/sim/bin<br />~ /socgen/trunk/Projects/opencores.org/io/ip/io_module/sim/testbenches/verilog/sram.load<br />~ /socgen/trunk/Projects/opencores.org/io/ip/io_module/sim/testbenches/xml/io_module_bfm.design.xml<br />~ /socgen/trunk/Projects/opencores.org/io/ip/io_module/sim/testbenches/xml/io_module_def_dut.params.xml<br />~ /socgen/trunk/Projects/opencores.org/io/ip/io_module/sim/testbenches/xml/io_module_def_duth.design.xml<br />~ /socgen/trunk/Projects/opencores.org/io/ip/io_module/sim/testbenches/xml/io_module_def_lint.xml<br />~ /socgen/trunk/Projects/opencores.org/io/ip/io_module/sim/testbenches/xml/io_module_def_tb.xml<br />~ /socgen/trunk/Projects/opencores.org/io/ip/io_module/sim/testbenches/xml/io_module_gpio_dut.params.xml<br />~ /socgen/trunk/Projects/opencores.org/io/ip/io_module/sim/testbenches/xml/io_module_gpio_duth.design.xml<br />~ /socgen/trunk/Projects/opencores.org/io/ip/io_module/sim/testbenches/xml/io_module_gpio_lint.xml<br />~ /socgen/trunk/Projects/opencores.org/io/ip/io_module/sim/testbenches/xml/io_module_gpio_tb.xml<br />~ /socgen/trunk/Projects/opencores.org/io/ip/io_module/sim/testbenches/xml/io_module_mouse_bfm.design.xml<br />~ /socgen/trunk/Projects/opencores.org/io/ip/io_module/sim/testbenches/xml/io_module_mouse_dut.params.xml<br />~ /socgen/trunk/Projects/opencores.org/io/ip/io_module/sim/testbenches/xml/io_module_mouse_duth.design.xml<br />~ /socgen/trunk/Projects/opencores.org/io/ip/io_module/sim/testbenches/xml/io_module_mouse_lint.xml<br />~ /socgen/trunk/Projects/opencores.org/io/ip/io_module/sim/testbenches/xml/io_module_mouse_tb.xml<br />~ /socgen/trunk/Projects/opencores.org/io/ip/io_module/sim/testbenches/xml/io_module_vga.design.xml<br />- /socgen/trunk/Projects/opencores.org/io/ip/io_pic/bin<br />~ /socgen/trunk/Projects/opencores.org/io/ip/io_pic/componentCfg.xml<br />~ /socgen/trunk/Projects/opencores.org/io/ip/io_pic/rtl/xml/io_pic_def.xml<br />- /socgen/trunk/Projects/opencores.org/io/ip/io_pic/sim/bin<br />~ /socgen/trunk/Projects/opencores.org/io/ip/io_pic/sim/testbenches/xml/io_pic_bfm.design.xml<br />~ /socgen/trunk/Projects/opencores.org/io/ip/io_pic/sim/testbenches/xml/io_pic_def_dut.params.xml<br />~ /socgen/trunk/Projects/opencores.org/io/ip/io_pic/sim/testbenches/xml/io_pic_def_duth.design.xml<br />~ /socgen/trunk/Projects/opencores.org/io/ip/io_pic/sim/testbenches/xml/io_pic_def_lint.xml<br />- /socgen/trunk/Projects/opencores.org/io/ip/io_ps2/bin<br />~ /socgen/trunk/Projects/opencores.org/io/ip/io_ps2/componentCfg.xml<br />~ /socgen/trunk/Projects/opencores.org/io/ip/io_ps2/rtl/xml/io_ps2_def.design.xml<br />~ /socgen/trunk/Projects/opencores.org/io/ip/io_ps2/rtl/xml/io_ps2_def.xml<br />~ /socgen/trunk/Projects/opencores.org/io/ip/io_ps2/rtl/xml/io_ps2_mouse.design.xml<br />~ /socgen/trunk/Projects/opencores.org/io/ip/io_ps2/rtl/xml/io_ps2_mouse.xml<br />- /socgen/trunk/Projects/opencores.org/io/ip/io_ps2/sim/bin<br />~ /socgen/trunk/Projects/opencores.org/io/ip/io_ps2/sim/testbenches/xml/io_ps2_bfm.design.xml<br />~ /socgen/trunk/Projects/opencores.org/io/ip/io_ps2/sim/testbenches/xml/io_ps2_def_dut.params.xml<br />~ /socgen/trunk/Projects/opencores.org/io/ip/io_ps2/sim/testbenches/xml/io_ps2_def_duth.design.xml<br />~ /socgen/trunk/Projects/opencores.org/io/ip/io_ps2/sim/testbenches/xml/io_ps2_def_lint.xml<br />~ /socgen/trunk/Projects/opencores.org/io/ip/io_ps2/sim/testbenches/xml/io_ps2_def_tb.xml<br />~ /socgen/trunk/Projects/opencores.org/io/ip/io_ps2/sim/testbenches/xml/io_ps2_mouse_dut.params.xml<br />~ /socgen/trunk/Projects/opencores.org/io/ip/io_ps2/sim/testbenches/xml/io_ps2_mouse_duth.design.xml<br />~ /socgen/trunk/Projects/opencores.org/io/ip/io_ps2/sim/testbenches/xml/io_ps2_mouse_lint.xml<br />~ /socgen/trunk/Projects/opencores.org/io/ip/io_ps2/sim/testbenches/xml/io_ps2_mouse_tb.xml<br />- /socgen/trunk/Projects/opencores.org/io/ip/io_timer/bin<br />~ /socgen/trunk/Projects/opencores.org/io/ip/io_timer/componentCfg.xml<br />~ /socgen/trunk/Projects/opencores.org/io/ip/io_timer/rtl/xml/io_timer_def.xml<br />- /socgen/trunk/Projects/opencores.org/io/ip/io_timer/sim/bin<br />~ /socgen/trunk/Projects/opencores.org/io/ip/io_timer/sim/testbenches/xml/io_timer_bfm.design.xml<br />~ /socgen/trunk/Projects/opencores.org/io/ip/io_timer/sim/testbenches/xml/io_timer_def_dut.params.xml<br />~ /socgen/trunk/Projects/opencores.org/io/ip/io_timer/sim/testbenches/xml/io_timer_def_duth.design.xml<br />~ /socgen/trunk/Projects/opencores.org/io/ip/io_timer/sim/testbenches/xml/io_timer_def_lint.xml<br />~ /socgen/trunk/Projects/opencores.org/io/ip/io_timer/sim/testbenches/xml/io_timer_def_tb.xml<br />- /socgen/trunk/Projects/opencores.org/io/ip/io_uart/bin<br />~ /socgen/trunk/Projects/opencores.org/io/ip/io_uart/componentCfg.xml<br />~ /socgen/trunk/Projects/opencores.org/io/ip/io_uart/rtl/xml/io_uart_def.design.xml<br />~ /socgen/trunk/Projects/opencores.org/io/ip/io_uart/rtl/xml/io_uart_def.xml<br />~ /socgen/trunk/Projects/opencores.org/io/ip/io_uart/rtl/xml/io_uart_rx.design.xml<br />~ /socgen/trunk/Projects/opencores.org/io/ip/io_uart/rtl/xml/io_uart_rx.xml<br />~ /socgen/trunk/Projects/opencores.org/io/ip/io_uart/rtl/xml/io_uart_rxtx.design.xml<br />~ /socgen/trunk/Projects/opencores.org/io/ip/io_uart/rtl/xml/io_uart_rxtx.xml<br />~ /socgen/trunk/Projects/opencores.org/io/ip/io_uart/rtl/xml/io_uart_tx.design.xml<br />~ /socgen/trunk/Projects/opencores.org/io/ip/io_uart/rtl/xml/io_uart_tx.xml<br />- /socgen/trunk/Projects/opencores.org/io/ip/io_uart/sim/bin<br />~ /socgen/trunk/Projects/opencores.org/io/ip/io_uart/sim/testbenches/xml/io_uart_bfm.design.xml<br />~ /socgen/trunk/Projects/opencores.org/io/ip/io_uart/sim/testbenches/xml/io_uart_def_dut.params.xml<br />~ /socgen/trunk/Projects/opencores.org/io/ip/io_uart/sim/testbenches/xml/io_uart_def_duth.design.xml<br />~ /socgen/trunk/Projects/opencores.org/io/ip/io_uart/sim/testbenches/xml/io_uart_def_lint.xml<br />~ /socgen/trunk/Projects/opencores.org/io/ip/io_uart/sim/testbenches/xml/io_uart_rxtx_dut.params.xml<br />~ /socgen/trunk/Projects/opencores.org/io/ip/io_uart/sim/testbenches/xml/io_uart_rxtx_duth.design.xml<br />~ /socgen/trunk/Projects/opencores.org/io/ip/io_uart/sim/testbenches/xml/io_uart_rxtx_lint.xml<br />~ /socgen/trunk/Projects/opencores.org/io/ip/io_uart/sim/testbenches/xml/io_uart_rx_dut.params.xml<br />~ /socgen/trunk/Projects/opencores.org/io/ip/io_uart/sim/testbenches/xml/io_uart_rx_duth.design.xml<br />~ /socgen/trunk/Projects/opencores.org/io/ip/io_uart/sim/testbenches/xml/io_uart_rx_lint.xml<br />~ /socgen/trunk/Projects/opencores.org/io/ip/io_uart/sim/testbenches/xml/io_uart_tx_dut.params.xml<br />~ /socgen/trunk/Projects/opencores.org/io/ip/io_uart/sim/testbenches/xml/io_uart_tx_duth.design.xml<br />~ /socgen/trunk/Projects/opencores.org/io/ip/io_uart/sim/testbenches/xml/io_uart_tx_lint.xml<br />- /socgen/trunk/Projects/opencores.org/io/ip/io_utimer/bin<br />~ /socgen/trunk/Projects/opencores.org/io/ip/io_utimer/componentCfg.xml<br />~ /socgen/trunk/Projects/opencores.org/io/ip/io_utimer/rtl/xml/io_utimer_def.xml<br />- /socgen/trunk/Projects/opencores.org/io/ip/io_utimer/sim/bin<br />~ /socgen/trunk/Projects/opencores.org/io/ip/io_utimer/sim/testbenches/xml/io_utimer_def_dut.params.xml<br />~ /socgen/trunk/Projects/opencores.org/io/ip/io_utimer/sim/testbenches/xml/io_utimer_def_duth.design.xml<br />~ /socgen/trunk/Projects/opencores.org/io/ip/io_utimer/sim/testbenches/xml/io_utimer_def_lint.xml<br />- /socgen/trunk/Projects/opencores.org/io/ip/io_vga/bin<br />~ /socgen/trunk/Projects/opencores.org/io/ip/io_vga/componentCfg.xml<br />~ /socgen/trunk/Projects/opencores.org/io/ip/io_vga/rtl/xml/io_vga_def.design.xml<br />~ /socgen/trunk/Projects/opencores.org/io/ip/io_vga/rtl/xml/io_vga_def.xml<br />- /socgen/trunk/Projects/opencores.org/io/ip/io_vga/sim/bin<br />~ /socgen/trunk/Projects/opencores.org/io/ip/io_vga/sim/testbenches/xml/io_vga_def_dut.params.xml<br />~ /socgen/trunk/Projects/opencores.org/io/ip/io_vga/sim/testbenches/xml/io_vga_def_duth.design.xml<br />~ /socgen/trunk/Projects/opencores.org/io/ip/io_vga/sim/testbenches/xml/io_vga_def_lint.xml<br />- /socgen/trunk/Projects/opencores.org/io/ip/io_vic/bin<br />~ /socgen/trunk/Projects/opencores.org/io/ip/io_vic/componentCfg.xml<br />~ /socgen/trunk/Projects/opencores.org/io/ip/io_vic/rtl/xml/io_vic_def.design.xml<br />~ /socgen/trunk/Projects/opencores.org/io/ip/io_vic/rtl/xml/io_vic_def.xml<br />- /socgen/trunk/Projects/opencores.org/io/ip/io_vic/sim/bin<br />~ /socgen/trunk/Projects/opencores.org/io/ip/io_vic/sim/testbenches/xml/io_vic_def_dut.params.xml<br />~ /socgen/trunk/Projects/opencores.org/io/ip/io_vic/sim/testbenches/xml/io_vic_def_duth.design.xml<br />~ /socgen/trunk/Projects/opencores.org/io/ip/io_vic/sim/testbenches/xml/io_vic_def_lint.xml<br />- /socgen/trunk/Projects/opencores.org/logic/bin<br />- /socgen/trunk/Projects/opencores.org/logic/doc/Geda<br />~ /socgen/trunk/Projects/opencores.org/logic/doc/html/disp_io_def.html<br />~ /socgen/trunk/Projects/opencores.org/logic/doc/html/disp_io_jtag.html<br />~ /socgen/trunk/Projects/opencores.org/logic/doc/html/flash_memcontrl_def.html<br />- /socgen/trunk/Projects/opencores.org/logic/doc/html/micro_bus_byte.html<br />~ /socgen/trunk/Projects/opencores.org/logic/doc/html/micro_bus_def.html<br />~ /socgen/trunk/Projects/opencores.org/logic/doc/html/micro_bus_exp5.html<br />~ /socgen/trunk/Projects/opencores.org/logic/doc/html/micro_bus_exp6.html<br />~ /socgen/trunk/Projects/opencores.org/logic/doc/html/micro_bus_exp9.html<br />~ /socgen/trunk/Projects/opencores.org/logic/doc/html/ps2_interface_def.html<br />~ /socgen/trunk/Projects/opencores.org/logic/doc/html/serial_rcvr_def.html<br />~ /socgen/trunk/Projects/opencores.org/logic/doc/html/serial_rcvr_fifo.html<br />+ /socgen/trunk/Projects/opencores.org/logic/doc/html/spi_interface_def.html<br />~ /socgen/trunk/Projects/opencores.org/logic/doc/html/uart_def.html<br />~ /socgen/trunk/Projects/opencores.org/logic/doc/html/uart_rx.html<br />~ /socgen/trunk/Projects/opencores.org/logic/doc/html/uart_rxtx.html<br />~ /socgen/trunk/Projects/opencores.org/logic/doc/html/uart_tx.html<br />~ /socgen/trunk/Projects/opencores.org/logic/doc/html/usb_epp_def.html<br />~ /socgen/trunk/Projects/opencores.org/logic/doc/html/vga_char_ctrl_def.html<br />+ /socgen/trunk/Projects/opencores.org/logic/doc/png<br />+ /socgen/trunk/Projects/opencores.org/logic/doc/png/disp_io_def_sch.png<br />+ /socgen/trunk/Projects/opencores.org/logic/doc/png/disp_io_def_sym.png<br />+ /socgen/trunk/Projects/opencores.org/logic/doc/png/disp_io_jtag_sch.png<br />+ /socgen/trunk/Projects/opencores.org/logic/doc/png/disp_io_jtag_sym.png<br />+ /socgen/trunk/Projects/opencores.org/logic/doc/png/flash_memcontrl_def_sch.png<br />+ /socgen/trunk/Projects/opencores.org/logic/doc/png/flash_memcontrl_def_sym.png<br />+ /socgen/trunk/Projects/opencores.org/logic/doc/png/micro_bus_def_sch.png<br />+ /socgen/trunk/Projects/opencores.org/logic/doc/png/micro_bus_def_sym.png<br />+ /socgen/trunk/Projects/opencores.org/logic/doc/png/micro_bus_exp5_sch.png<br />+ /socgen/trunk/Projects/opencores.org/logic/doc/png/micro_bus_exp5_sym.png<br />+ /socgen/trunk/Projects/opencores.org/logic/doc/png/micro_bus_exp6_sch.png<br />+ /socgen/trunk/Projects/opencores.org/logic/doc/png/micro_bus_exp6_sym.png<br />+ /socgen/trunk/Projects/opencores.org/logic/doc/png/micro_bus_exp9_sch.png<br />+ /socgen/trunk/Projects/opencores.org/logic/doc/png/micro_bus_exp9_sym.png<br />+ /socgen/trunk/Projects/opencores.org/logic/doc/png/ps2_interface_def_sch.png<br />+ /socgen/trunk/Projects/opencores.org/logic/doc/png/ps2_interface_def_sym.png<br />+ /socgen/trunk/Projects/opencores.org/logic/doc/png/serial_rcvr_def_sch.png<br />+ /socgen/trunk/Projects/opencores.org/logic/doc/png/serial_rcvr_def_sym.png<br />+ /socgen/trunk/Projects/opencores.org/logic/doc/png/serial_rcvr_fifo_sch.png<br />+ /socgen/trunk/Projects/opencores.org/logic/doc/png/serial_rcvr_fifo_sym.png<br />+ /socgen/trunk/Projects/opencores.org/logic/doc/png/spi_interface_def_sch.png<br />+ /socgen/trunk/Projects/opencores.org/logic/doc/png/spi_interface_def_sym.png<br />+ /socgen/trunk/Projects/opencores.org/logic/doc/png/uart_def_sch.png<br />+ /socgen/trunk/Projects/opencores.org/logic/doc/png/uart_def_sym.png<br />+ /socgen/trunk/Projects/opencores.org/logic/doc/png/uart_rxtx_sch.png<br />+ /socgen/trunk/Projects/opencores.org/logic/doc/png/uart_rxtx_sym.png<br />+ /socgen/trunk/Projects/opencores.org/logic/doc/png/uart_rx_sch.png<br />+ /socgen/trunk/Projects/opencores.org/logic/doc/png/uart_rx_sym.png<br />+ /socgen/trunk/Projects/opencores.org/logic/doc/png/uart_tx_sch.png<br />+ /socgen/trunk/Projects/opencores.org/logic/doc/png/uart_tx_sym.png<br />+ /socgen/trunk/Projects/opencores.org/logic/doc/png/usb_epp_def_sch.png<br />+ /socgen/trunk/Projects/opencores.org/logic/doc/png/usb_epp_def_sym.png<br />+ /socgen/trunk/Projects/opencores.org/logic/doc/png/vga_char_ctrl_def_sch.png<br />+ /socgen/trunk/Projects/opencores.org/logic/doc/png/vga_char_ctrl_def_sym.png<br />+ /socgen/trunk/Projects/opencores.org/logic/doc/sch<br />+ /socgen/trunk/Projects/opencores.org/logic/doc/sch/disp_io_def.sch<br />+ /socgen/trunk/Projects/opencores.org/logic/doc/sch/disp_io_jtag.sch<br />+ /socgen/trunk/Projects/opencores.org/logic/doc/sch/flash_memcontrl_def.sch<br />+ /socgen/trunk/Projects/opencores.org/logic/doc/sch/micro_bus_def.sch<br />+ /socgen/trunk/Projects/opencores.org/logic/doc/sch/micro_bus_exp5.sch<br />+ /socgen/trunk/Projects/opencores.org/logic/doc/sch/micro_bus_exp6.sch<br />+ /socgen/trunk/Projects/opencores.org/logic/doc/sch/micro_bus_exp9.sch<br />+ /socgen/trunk/Projects/opencores.org/logic/doc/sch/ps2_interface_def.sch<br />+ /socgen/trunk/Projects/opencores.org/logic/doc/sch/serial_rcvr_def.sch<br />+ /socgen/trunk/Projects/opencores.org/logic/doc/sch/serial_rcvr_fifo.sch<br />+ /socgen/trunk/Projects/opencores.org/logic/doc/sch/spi_interface_def.sch<br />+ /socgen/trunk/Projects/opencores.org/logic/doc/sch/uart_def.sch<br />+ /socgen/trunk/Projects/opencores.org/logic/doc/sch/uart_rx.sch<br />+ /socgen/trunk/Projects/opencores.org/logic/doc/sch/uart_rxtx.sch<br />+ /socgen/trunk/Projects/opencores.org/logic/doc/sch/uart_tx.sch<br />+ /socgen/trunk/Projects/opencores.org/logic/doc/sch/usb_epp_def.sch<br />+ /socgen/trunk/Projects/opencores.org/logic/doc/sch/vga_char_ctrl_def.sch<br />+ /socgen/trunk/Projects/opencores.org/logic/doc/sym<br />+ /socgen/trunk/Projects/opencores.org/logic/doc/sym/disp_io_def.sym<br />+ /socgen/trunk/Projects/opencores.org/logic/doc/sym/disp_io_jtag.sym<br />+ /socgen/trunk/Projects/opencores.org/logic/doc/sym/flash_memcontrl_def.sym<br />+ /socgen/trunk/Projects/opencores.org/logic/doc/sym/micro_bus_def.sym<br />+ /socgen/trunk/Projects/opencores.org/logic/doc/sym/micro_bus_exp5.sym<br />+ /socgen/trunk/Projects/opencores.org/logic/doc/sym/micro_bus_exp6.sym<br />+ /socgen/trunk/Projects/opencores.org/logic/doc/sym/micro_bus_exp9.sym<br />+ /socgen/trunk/Projects/opencores.org/logic/doc/sym/ps2_interface_def.sym<br />+ /socgen/trunk/Projects/opencores.org/logic/doc/sym/serial_rcvr_def.sym<br />+ /socgen/trunk/Projects/opencores.org/logic/doc/sym/serial_rcvr_fifo.sym<br />+ /socgen/trunk/Projects/opencores.org/logic/doc/sym/spi_interface_def.sym<br />+ /socgen/trunk/Projects/opencores.org/logic/doc/sym/uart_def.sym<br />+ /socgen/trunk/Projects/opencores.org/logic/doc/sym/uart_rx.sym<br />+ /socgen/trunk/Projects/opencores.org/logic/doc/sym/uart_rxtx.sym<br />+ /socgen/trunk/Projects/opencores.org/logic/doc/sym/uart_tx.sym<br />+ /socgen/trunk/Projects/opencores.org/logic/doc/sym/usb_epp_def.sym<br />+ /socgen/trunk/Projects/opencores.org/logic/doc/sym/vga_char_ctrl_def.sym<br />~ /socgen/trunk/Projects/opencores.org/logic/ip-xact/libraryCfg.xml<br />- /socgen/trunk/Projects/opencores.org/logic/ip/disp_io/bin<br />~ /socgen/trunk/Projects/opencores.org/logic/ip/disp_io/componentCfg.xml<br />~ /socgen/trunk/Projects/opencores.org/logic/ip/disp_io/rtl/xml/disp_io_def.design.xml<br />~ /socgen/trunk/Projects/opencores.org/logic/ip/disp_io/rtl/xml/disp_io_def.xml<br />~ /socgen/trunk/Projects/opencores.org/logic/ip/disp_io/rtl/xml/disp_io_jtag.design.xml<br />~ /socgen/trunk/Projects/opencores.org/logic/ip/disp_io/rtl/xml/disp_io_jtag.xml<br />- /socgen/trunk/Projects/opencores.org/logic/ip/disp_io/sim/bin<br />~ /socgen/trunk/Projects/opencores.org/logic/ip/disp_io/sim/testbenches/xml/disp_io_bfm.design.xml<br />~ /socgen/trunk/Projects/opencores.org/logic/ip/disp_io/sim/testbenches/xml/disp_io_def_dut.params.xml<br />~ /socgen/trunk/Projects/opencores.org/logic/ip/disp_io/sim/testbenches/xml/disp_io_def_duth.design.xml<br />~ /socgen/trunk/Projects/opencores.org/logic/ip/disp_io/sim/testbenches/xml/disp_io_def_lint.xml<br />~ /socgen/trunk/Projects/opencores.org/logic/ip/disp_io/sim/testbenches/xml/disp_io_def_tb.xml<br />~ /socgen/trunk/Projects/opencores.org/logic/ip/disp_io/sim/testbenches/xml/disp_io_jtag_bfm.design.xml<br />~ /socgen/trunk/Projects/opencores.org/logic/ip/disp_io/sim/testbenches/xml/disp_io_jtag_dut.params.xml<br />~ /socgen/trunk/Projects/opencores.org/logic/ip/disp_io/sim/testbenches/xml/disp_io_jtag_duth.design.xml<br />~ /socgen/trunk/Projects/opencores.org/logic/ip/disp_io/sim/testbenches/xml/disp_io_jtag_tb.xml<br />- /socgen/trunk/Projects/opencores.org/logic/ip/flash_memcontrl/bin<br />~ /socgen/trunk/Projects/opencores.org/logic/ip/flash_memcontrl/componentCfg.xml<br />~ /socgen/trunk/Projects/opencores.org/logic/ip/flash_memcontrl/rtl/xml/flash_memcontrl_def.design.xml<br />~ /socgen/trunk/Projects/opencores.org/logic/ip/flash_memcontrl/rtl/xml/flash_memcontrl_def.xml<br />- /socgen/trunk/Projects/opencores.org/logic/ip/flash_memcontrl/sim/bin<br />~ /socgen/trunk/Projects/opencores.org/logic/ip/flash_memcontrl/sim/testbenches/xml/flash_memcontrl_bfm.design.xml<br />~ /socgen/trunk/Projects/opencores.org/logic/ip/flash_memcontrl/sim/testbenches/xml/flash_memcontrl_def_dut.params.xml<br />~ /socgen/trunk/Projects/opencores.org/logic/ip/flash_memcontrl/sim/testbenches/xml/flash_memcontrl_def_duth.design.xml<br />~ /socgen/trunk/Projects/opencores.org/logic/ip/flash_memcontrl/sim/testbenches/xml/flash_memcontrl_def_lint.xml<br />~ /socgen/trunk/Projects/opencores.org/logic/ip/flash_memcontrl/sim/testbenches/xml/flash_memcontrl_def_tb.xml<br />- /socgen/trunk/Projects/opencores.org/logic/ip/micro_bus/bin<br />~ /socgen/trunk/Projects/opencores.org/logic/ip/micro_bus/componentCfg.xml<br />~ /socgen/trunk/Projects/opencores.org/logic/ip/micro_bus/rtl/xml/micro_bus_byte.xml<br />~ /socgen/trunk/Projects/opencores.org/logic/ip/micro_bus/rtl/xml/micro_bus_def.xml<br />~ /socgen/trunk/Projects/opencores.org/logic/ip/micro_bus/rtl/xml/micro_bus_exp5.xml<br />~ /socgen/trunk/Projects/opencores.org/logic/ip/micro_bus/rtl/xml/micro_bus_exp6.xml<br />~ /socgen/trunk/Projects/opencores.org/logic/ip/micro_bus/rtl/xml/micro_bus_exp9.xml<br />- /socgen/trunk/Projects/opencores.org/logic/ip/micro_bus/sim/bin<br />~ /socgen/trunk/Projects/opencores.org/logic/ip/micro_bus/sim/testbenches/xml/micro_bus_bfm.design.xml<br />~ /socgen/trunk/Projects/opencores.org/logic/ip/micro_bus/sim/testbenches/xml/micro_bus_def_dut.params.xml<br />~ /socgen/trunk/Projects/opencores.org/logic/ip/micro_bus/sim/testbenches/xml/micro_bus_def_duth.design.xml<br />~ /socgen/trunk/Projects/opencores.org/logic/ip/micro_bus/sim/testbenches/xml/micro_bus_def_lint.xml<br />~ /socgen/trunk/Projects/opencores.org/logic/ip/micro_bus/sim/testbenches/xml/micro_bus_def_tb.xml<br />- /socgen/trunk/Projects/opencores.org/logic/ip/ps2_interface/bin<br />~ /socgen/trunk/Projects/opencores.org/logic/ip/ps2_interface/componentCfg.xml<br />~ /socgen/trunk/Projects/opencores.org/logic/ip/ps2_interface/rtl/xml/ps2_interface_def.design.xml<br />~ /socgen/trunk/Projects/opencores.org/logic/ip/ps2_interface/rtl/xml/ps2_interface_def.xml<br />- /socgen/trunk/Projects/opencores.org/logic/ip/ps2_interface/sim/bin<br />~ /socgen/trunk/Projects/opencores.org/logic/ip/ps2_interface/sim/testbenches/xml/ps2_interface_bfm.design.xml<br />~ /socgen/trunk/Projects/opencores.org/logic/ip/ps2_interface/sim/testbenches/xml/ps2_interface_def_dut.params.xml<br />~ /socgen/trunk/Projects/opencores.org/logic/ip/ps2_interface/sim/testbenches/xml/ps2_interface_def_duth.design.xml<br />~ /socgen/trunk/Projects/opencores.org/logic/ip/ps2_interface/sim/testbenches/xml/ps2_interface_def_lint.xml<br />~ /socgen/trunk/Projects/opencores.org/logic/ip/ps2_interface/sim/testbenches/xml/ps2_interface_def_tb.xml<br />- /socgen/trunk/Projects/opencores.org/logic/ip/serial_rcvr/bin<br />~ /socgen/trunk/Projects/opencores.org/logic/ip/serial_rcvr/componentCfg.xml<br />~ /socgen/trunk/Projects/opencores.org/logic/ip/serial_rcvr/rtl/xml/serial_rcvr_def.design.xml<br />~ /socgen/trunk/Projects/opencores.org/logic/ip/serial_rcvr/rtl/xml/serial_rcvr_def.xml<br />~ /socgen/trunk/Projects/opencores.org/logic/ip/serial_rcvr/rtl/xml/serial_rcvr_fifo.design.xml<br />~ /socgen/trunk/Projects/opencores.org/logic/ip/serial_rcvr/rtl/xml/serial_rcvr_fifo.xml<br />- /socgen/trunk/Projects/opencores.org/logic/ip/serial_rcvr/sim/bin<br />~ /socgen/trunk/Projects/opencores.org/logic/ip/serial_rcvr/sim/testbenches/xml/serial_rcvr_bfm.design.xml<br />~ /socgen/trunk/Projects/opencores.org/logic/ip/serial_rcvr/sim/testbenches/xml/serial_rcvr_def_dut.params.xml<br />~ /socgen/trunk/Projects/opencores.org/logic/ip/serial_rcvr/sim/testbenches/xml/serial_rcvr_def_duth.design.xml<br />~ /socgen/trunk/Projects/opencores.org/logic/ip/serial_rcvr/sim/testbenches/xml/serial_rcvr_def_lint.xml<br />~ /socgen/trunk/Projects/opencores.org/logic/ip/serial_rcvr/sim/testbenches/xml/serial_rcvr_def_tb.xml<br />~ /socgen/trunk/Projects/opencores.org/logic/ip/serial_rcvr/sim/testbenches/xml/serial_rcvr_fifo_bfm.design.xml<br />~ /socgen/trunk/Projects/opencores.org/logic/ip/serial_rcvr/sim/testbenches/xml/serial_rcvr_fifo_dut.params.xml<br />~ /socgen/trunk/Projects/opencores.org/logic/ip/serial_rcvr/sim/testbenches/xml/serial_rcvr_fifo_duth.design.xml<br />~ /socgen/trunk/Projects/opencores.org/logic/ip/serial_rcvr/sim/testbenches/xml/serial_rcvr_fifo_lint.xml<br />~ /socgen/trunk/Projects/opencores.org/logic/ip/serial_rcvr/sim/testbenches/xml/serial_rcvr_fifo_tb.xml<br />+ /socgen/trunk/Projects/opencores.org/logic/ip/spi_interface<br />+ /socgen/trunk/Projects/opencores.org/logic/ip/spi_interface/componentCfg.xml<br />+ /socgen/trunk/Projects/opencores.org/logic/ip/spi_interface/doc<br />+ /socgen/trunk/Projects/opencores.org/logic/ip/spi_interface/doc/index.html<br />+ /socgen/trunk/Projects/opencores.org/logic/ip/spi_interface/doc/png<br />+ /socgen/trunk/Projects/opencores.org/logic/ip/spi_interface/doc/png/ps2_interface.png<br />+ /socgen/trunk/Projects/opencores.org/logic/ip/spi_interface/rtl<br />+ /socgen/trunk/Projects/opencores.org/logic/ip/spi_interface/rtl/verilog<br />+ /socgen/trunk/Projects/opencores.org/logic/ip/spi_interface/rtl/verilog/copyright<br />+ /socgen/trunk/Projects/opencores.org/logic/ip/spi_interface/rtl/verilog/spi_slave.v<br />+ /socgen/trunk/Projects/opencores.org/logic/ip/spi_interface/rtl/verilog/top.body<br />+ /socgen/trunk/Projects/opencores.org/logic/ip/spi_interface/rtl/verilog/top.sim<br />+ /socgen/trunk/Projects/opencores.org/logic/ip/spi_interface/rtl/verilog/top.syn<br />+ /socgen/trunk/Projects/opencores.org/logic/ip/spi_interface/rtl/xml<br />+ /socgen/trunk/Projects/opencores.org/logic/ip/spi_interface/rtl/xml/spi_interface_def.design.xml<br />+ /socgen/trunk/Projects/opencores.org/logic/ip/spi_interface/rtl/xml/spi_interface_def.xml<br />+ /socgen/trunk/Projects/opencores.org/logic/ip/spi_interface/sim<br />+ /socgen/trunk/Projects/opencores.org/logic/ip/spi_interface/sim/icarus<br />+ /socgen/trunk/Projects/opencores.org/logic/ip/spi_interface/sim/icarus/default<br />+ /socgen/trunk/Projects/opencores.org/logic/ip/spi_interface/sim/icarus/default/dmp_define<br />+ /socgen/trunk/Projects/opencores.org/logic/ip/spi_interface/sim/icarus/default/test_define<br />+ /socgen/trunk/Projects/opencores.org/logic/ip/spi_interface/sim/icarus/default/wave.sav<br />+ /socgen/trunk/Projects/opencores.org/logic/ip/spi_interface/sim/testbenches<br />+ /socgen/trunk/Projects/opencores.org/logic/ip/spi_interface/sim/testbenches/verilog<br />+ /socgen/trunk/Projects/opencores.org/logic/ip/spi_interface/sim/testbenches/verilog/top.body<br />+ /socgen/trunk/Projects/opencores.org/logic/ip/spi_interface/sim/testbenches/xml<br />+ /socgen/trunk/Projects/opencores.org/logic/ip/spi_interface/sim/testbenches/xml/spi_interface_bfm.design.xml<br />+ /socgen/trunk/Projects/opencores.org/logic/ip/spi_interface/sim/testbenches/xml/spi_interface_def_dut.params.xml<br />+ /socgen/trunk/Projects/opencores.org/logic/ip/spi_interface/sim/testbenches/xml/spi_interface_def_duth.design.xml<br />+ /socgen/trunk/Projects/opencores.org/logic/ip/spi_interface/sim/testbenches/xml/spi_interface_def_lint.xml<br />+ /socgen/trunk/Projects/opencores.org/logic/ip/spi_interface/sim/testbenches/xml/spi_interface_def_tb.xml<br />+ /socgen/trunk/Projects/opencores.org/logic/ip/spi_interface/x<br />- /socgen/trunk/Projects/opencores.org/logic/ip/uart/bin<br />~ /socgen/trunk/Projects/opencores.org/logic/ip/uart/componentCfg.xml<br />~ /socgen/trunk/Projects/opencores.org/logic/ip/uart/rtl/xml/uart_def.design.xml<br />~ /socgen/trunk/Projects/opencores.org/logic/ip/uart/rtl/xml/uart_def.xml<br />~ /socgen/trunk/Projects/opencores.org/logic/ip/uart/rtl/xml/uart_rx.design.xml<br />~ /socgen/trunk/Projects/opencores.org/logic/ip/uart/rtl/xml/uart_rx.xml<br />~ /socgen/trunk/Projects/opencores.org/logic/ip/uart/rtl/xml/uart_rxtx.design.xml<br />~ /socgen/trunk/Projects/opencores.org/logic/ip/uart/rtl/xml/uart_rxtx.xml<br />~ /socgen/trunk/Projects/opencores.org/logic/ip/uart/rtl/xml/uart_tx.design.xml<br />~ /socgen/trunk/Projects/opencores.org/logic/ip/uart/rtl/xml/uart_tx.xml<br />- /socgen/trunk/Projects/opencores.org/logic/ip/uart/sim/bin<br />~ /socgen/trunk/Projects/opencores.org/logic/ip/uart/sim/testbenches/xml/uart_bfm.design.xml<br />~ /socgen/trunk/Projects/opencores.org/logic/ip/uart/sim/testbenches/xml/uart_def_dut.params.xml<br />~ /socgen/trunk/Projects/opencores.org/logic/ip/uart/sim/testbenches/xml/uart_def_duth.design.xml<br />~ /socgen/trunk/Projects/opencores.org/logic/ip/uart/sim/testbenches/xml/uart_def_lint.xml<br />~ /socgen/trunk/Projects/opencores.org/logic/ip/uart/sim/testbenches/xml/uart_def_tb.xml<br />~ /socgen/trunk/Projects/opencores.org/logic/ip/uart/sim/testbenches/xml/uart_rxtx_dut.params.xml<br />~ /socgen/trunk/Projects/opencores.org/logic/ip/uart/sim/testbenches/xml/uart_rxtx_duth.design.xml<br />~ /socgen/trunk/Projects/opencores.org/logic/ip/uart/sim/testbenches/xml/uart_rxtx_lint.xml<br />~ /socgen/trunk/Projects/opencores.org/logic/ip/uart/sim/testbenches/xml/uart_rxtx_tb.xml<br />~ /socgen/trunk/Projects/opencores.org/logic/ip/uart/sim/testbenches/xml/uart_rx_dut.params.xml<br />~ /socgen/trunk/Projects/opencores.org/logic/ip/uart/sim/testbenches/xml/uart_rx_duth.design.xml<br />~ /socgen/trunk/Projects/opencores.org/logic/ip/uart/sim/testbenches/xml/uart_rx_lint.xml<br />~ /socgen/trunk/Projects/opencores.org/logic/ip/uart/sim/testbenches/xml/uart_rx_tb.xml<br />~ /socgen/trunk/Projects/opencores.org/logic/ip/uart/sim/testbenches/xml/uart_tx_dut.params.xml<br />~ /socgen/trunk/Projects/opencores.org/logic/ip/uart/sim/testbenches/xml/uart_tx_duth.design.xml<br />~ /socgen/trunk/Projects/opencores.org/logic/ip/uart/sim/testbenches/xml/uart_tx_lint.xml<br />~ /socgen/trunk/Projects/opencores.org/logic/ip/uart/sim/testbenches/xml/uart_tx_tb.xml<br />- /socgen/trunk/Projects/opencores.org/logic/ip/usb_epp/bin<br />~ /socgen/trunk/Projects/opencores.org/logic/ip/usb_epp/componentCfg.xml<br />~ /socgen/trunk/Projects/opencores.org/logic/ip/usb_epp/rtl/xml/usb_epp_def.xml<br />- /socgen/trunk/Projects/opencores.org/logic/ip/vga_char_ctrl/bin<br />~ /socgen/trunk/Projects/opencores.org/logic/ip/vga_char_ctrl/componentCfg.xml<br />~ /socgen/trunk/Projects/opencores.org/logic/ip/vga_char_ctrl/rtl/xml/vga_char_ctrl_def.design.xml<br />~ /socgen/trunk/Projects/opencores.org/logic/ip/vga_char_ctrl/rtl/xml/vga_char_ctrl_def.xml<br />- /socgen/trunk/Projects/opencores.org/logic/ip/vga_char_ctrl/sim/bin<br />~ /socgen/trunk/Projects/opencores.org/logic/ip/vga_char_ctrl/sim/testbenches/verilog/sram.load<br />~ /socgen/trunk/Projects/opencores.org/logic/ip/vga_char_ctrl/sim/testbenches/xml/vga_char_ctrl_bfm.design.xml<br />~ /socgen/trunk/Projects/opencores.org/logic/ip/vga_char_ctrl/sim/testbenches/xml/vga_char_ctrl_def_dut.params.xml<br />~ /socgen/trunk/Projects/opencores.org/logic/ip/vga_char_ctrl/sim/testbenches/xml/vga_char_ctrl_def_duth.design.xml<br />~ /socgen/trunk/Projects/opencores.org/logic/ip/vga_char_ctrl/sim/testbenches/xml/vga_char_ctrl_def_lint.xml<br />~ /socgen/trunk/Projects/opencores.org/logic/ip/vga_char_ctrl/sim/testbenches/xml/vga_char_ctrl_def_tb.xml<br />- /socgen/trunk/Projects/opencores.org/logic/sw/vga_font/Makefile<br />~ /socgen/trunk/Projects/opencores.org/logic/sw/vga_font/xml/vga_font.xml<br />- /socgen/trunk/Projects/opencores.org/logic/sw/vga_startup_screen/Makefile<br />~ /socgen/trunk/Projects/opencores.org/logic/sw/vga_startup_screen/xml/vga_startup_screen.xml<br />- /socgen/trunk/Projects/opencores.org/Mos6502/bin<br />- /socgen/trunk/Projects/opencores.org/Mos6502/doc/Geda<br />~ /socgen/trunk/Projects/opencores.org/Mos6502/doc/html/core_def.html<br />~ /socgen/trunk/Projects/opencores.org/Mos6502/doc/html/cpu_def.html<br />+ /socgen/trunk/Projects/opencores.org/Mos6502/doc/png<br />+ /socgen/trunk/Projects/opencores.org/Mos6502/doc/png/core_def_sch.png<br />+ /socgen/trunk/Projects/opencores.org/Mos6502/doc/png/core_def_sym.png<br />+ /socgen/trunk/Projects/opencores.org/Mos6502/doc/png/cpu_def_sch.png<br />+ /socgen/trunk/Projects/opencores.org/Mos6502/doc/png/cpu_def_sym.png<br />+ /socgen/trunk/Projects/opencores.org/Mos6502/doc/sch<br />+ /socgen/trunk/Projects/opencores.org/Mos6502/doc/sch/core_def.sch<br />+ /socgen/trunk/Projects/opencores.org/Mos6502/doc/sch/cpu_def.sch<br />+ /socgen/trunk/Projects/opencores.org/Mos6502/doc/sym<br />+ /socgen/trunk/Projects/opencores.org/Mos6502/doc/sym/core_def.sym<br />+ /socgen/trunk/Projects/opencores.org/Mos6502/doc/sym/cpu_def.sym<br />~ /socgen/trunk/Projects/opencores.org/Mos6502/ip-xact/libraryCfg.xml<br />- /socgen/trunk/Projects/opencores.org/Mos6502/ip/core/bin<br />~ /socgen/trunk/Projects/opencores.org/Mos6502/ip/core/componentCfg.xml<br />~ /socgen/trunk/Projects/opencores.org/Mos6502/ip/core/rtl/xml/core_def.xml<br />- /socgen/trunk/Projects/opencores.org/Mos6502/ip/cpu/bin<br />~ /socgen/trunk/Projects/opencores.org/Mos6502/ip/cpu/componentCfg.xml<br />~ /socgen/trunk/Projects/opencores.org/Mos6502/ip/cpu/rtl/xml/cpu_def.design.xml<br />~ /socgen/trunk/Projects/opencores.org/Mos6502/ip/cpu/rtl/xml/cpu_def.xml<br />- /socgen/trunk/Projects/opencores.org/Mos6502/ip/cpu/sim/bin<br />~ /socgen/trunk/Projects/opencores.org/Mos6502/ip/cpu/sim/testbenches/verilog/sram.load<br />~ /socgen/trunk/Projects/opencores.org/Mos6502/ip/cpu/sim/testbenches/xml/cpu_bfm.design.xml<br />~ /socgen/trunk/Projects/opencores.org/Mos6502/ip/cpu/sim/testbenches/xml/cpu_def_dut.params.xml<br />~ /socgen/trunk/Projects/opencores.org/Mos6502/ip/cpu/sim/testbenches/xml/cpu_def_duth.design.xml<br />~ /socgen/trunk/Projects/opencores.org/Mos6502/ip/cpu/sim/testbenches/xml/cpu_def_lint.xml<br />~ /socgen/trunk/Projects/opencores.org/Mos6502/ip/cpu/sim/testbenches/xml/cpu_def_tb.xml<br />- /socgen/trunk/Projects/opencores.org/Mos6502/ip/T6502/bin<br />~ /socgen/trunk/Projects/opencores.org/Mos6502/ip/T6502/componentCfg.xml<br />+ /socgen/trunk/Projects/opencores.org/Mos6502/ip/T6502/doc/html<br />+ /socgen/trunk/Projects/opencores.org/Mos6502/ip/T6502/doc/html/T6502_ctrl.html<br />+ /socgen/trunk/Projects/opencores.org/Mos6502/ip/T6502/doc/html/T6502_def.html<br />+ /socgen/trunk/Projects/opencores.org/Mos6502/ip/T6502/doc/png<br />+ /socgen/trunk/Projects/opencores.org/Mos6502/ip/T6502/doc/png/T6502_ctrl_sch.png<br />+ /socgen/trunk/Projects/opencores.org/Mos6502/ip/T6502/doc/png/T6502_ctrl_sym.png<br />+ /socgen/trunk/Projects/opencores.org/Mos6502/ip/T6502/doc/png/T6502_def_sch.png<br />+ /socgen/trunk/Projects/opencores.org/Mos6502/ip/T6502/doc/png/T6502_def_sym.png<br />+ /socgen/trunk/Projects/opencores.org/Mos6502/ip/T6502/doc/sch<br />+ /socgen/trunk/Projects/opencores.org/Mos6502/ip/T6502/doc/sch/T6502_ctrl.sch<br />+ /socgen/trunk/Projects/opencores.org/Mos6502/ip/T6502/doc/sch/T6502_def.sch<br />+ /socgen/trunk/Projects/opencores.org/Mos6502/ip/T6502/doc/sym<br />+ /socgen/trunk/Projects/opencores.org/Mos6502/ip/T6502/doc/sym/T6502_ctrl.sym<br />+ /socgen/trunk/Projects/opencores.org/Mos6502/ip/T6502/doc/sym/T6502_def.sym<br />+ /socgen/trunk/Projects/opencores.org/Mos6502/ip/T6502/rtl/sch<br />+ /socgen/trunk/Projects/opencores.org/Mos6502/ip/T6502/rtl/sch/logic_ctrl.sch<br />~ /socgen/trunk/Projects/opencores.org/Mos6502/ip/T6502/rtl/xml/T6502_ctrl.design.xml<br />~ /socgen/trunk/Projects/opencores.org/Mos6502/ip/T6502/rtl/xml/T6502_ctrl.xml<br />~ /socgen/trunk/Projects/opencores.org/Mos6502/ip/T6502/rtl/xml/T6502_def.design.xml<br />~ /socgen/trunk/Projects/opencores.org/Mos6502/ip/T6502/rtl/xml/T6502_def.xml<br />+ /socgen/trunk/Projects/opencores.org/Mos6502/ip/T6502/rtl/xml/T6502_logic_ctrl.xml<br />- /socgen/trunk/Projects/opencores.org/Mos6502/ip/T6502/sim/bin<br />~ /socgen/trunk/Projects/opencores.org/Mos6502/ip/T6502/sim/testbenches/verilog/sram.load<br />~ /socgen/trunk/Projects/opencores.org/Mos6502/ip/T6502/sim/testbenches/xml/T6502_bfm.design.xml<br />~ /socgen/trunk/Projects/opencores.org/Mos6502/ip/T6502/sim/testbenches/xml/T6502_bfm.xml<br />~ /socgen/trunk/Projects/opencores.org/Mos6502/ip/T6502/sim/testbenches/xml/T6502_def_dut.params.xml<br />~ /socgen/trunk/Projects/opencores.org/Mos6502/ip/T6502/sim/testbenches/xml/T6502_def_duth.design.xml<br />~ /socgen/trunk/Projects/opencores.org/Mos6502/ip/T6502/sim/testbenches/xml/T6502_def_lint.xml<br />~ /socgen/trunk/Projects/opencores.org/Mos6502/ip/T6502/sim/testbenches/xml/T6502_def_tb.xml<br />~ /socgen/trunk/Projects/opencores.org/Mos6502/ip/T6502/sim/testbenches/xml/T6502_def_vtb.xml<br />+ /socgen/trunk/Projects/opencores.org/Mos6502/ip/T6502/sim/verilator/kim_2/wave.sav<br />- /socgen/trunk/Projects/opencores.org/Mos6502/sw/6502_functional_test/Makefile<br />- /socgen/trunk/Projects/opencores.org/Mos6502/sw/boot/Makefile<br />- /socgen/trunk/Projects/opencores.org/Mos6502/sw/boot_basic/Makefile<br />- /socgen/trunk/Projects/opencores.org/Mos6502/sw/boot_tim1/Makefile<br />- /socgen/trunk/Projects/opencores.org/Mos6502/sw/inst_1_test/Makefile<br />~ /socgen/trunk/Projects/opencores.org/Mos6502/sw/inst_1_test/xml/inst_1_test.xml<br />- /socgen/trunk/Projects/opencores.org/Mos6502/sw/inst_2_test/Makefile<br />~ /socgen/trunk/Projects/opencores.org/Mos6502/sw/inst_2_test/xml/inst_2_test.xml<br />- /socgen/trunk/Projects/opencores.org/Mos6502/sw/inst_test/Makefile<br />- /socgen/trunk/Projects/opencores.org/Mos6502/sw/io_irq/Makefile<br />- /socgen/trunk/Projects/opencores.org/Mos6502/sw/io_irq_2/Makefile<br />~ /socgen/trunk/Projects/opencores.org/Mos6502/sw/io_irq_2/xml/io_irq_2.xml<br />- /socgen/trunk/Projects/opencores.org/Mos6502/sw/io_module/Makefile<br />- /socgen/trunk/Projects/opencores.org/Mos6502/sw/io_poll/Makefile<br />- /socgen/trunk/Projects/opencores.org/Mos6502/sw/io_poll_2/Makefile<br />~ /socgen/trunk/Projects/opencores.org/Mos6502/sw/io_poll_2/xml/io_poll_2.xml<br />- /socgen/trunk/Projects/opencores.org/Mos6502/sw/irq_2_test/Makefile<br />~ /socgen/trunk/Projects/opencores.org/Mos6502/sw/irq_2_test/xml/irq_2_test.xml<br />- /socgen/trunk/Projects/opencores.org/Mos6502/sw/irq_test/Makefile<br />- /socgen/trunk/Projects/opencores.org/Mos6502/sw/kim_1/Makefile<br />- /socgen/trunk/Projects/opencores.org/Mos6502/sw/kim_2/Makefile<br />~ /socgen/trunk/Projects/opencores.org/Mos6502/sw/kim_2/xml/kim_2.xml<br />- /socgen/trunk/Projects/opencores.org/Mos6502/sw/Prog/Makefile<br />- /socgen/trunk/Projects/opencores.org/Mos6502/sw/prog_1_test/Makefile<br />- /socgen/trunk/Projects/opencores.org/Mos6502/sw/prog_test/Makefile<br />- /socgen/trunk/Projects/opencores.org/Mos6502/sw/table/Makefile<br />~ /socgen/trunk/Projects/opencores.org/Mos6502/sw/table/xml/table.xml<br />- /socgen/trunk/Projects/opencores.org/Mos6502/sw/table_tim1/Makefile<br />~ /socgen/trunk/Projects/opencores.org/Mos6502/sw/table_tim1/xml/table_tim1.xml<br />- /socgen/trunk/Projects/opencores.org/Mos6502/sw/tim_1/Makefile<br />- /socgen/trunk/Projects/opencores.org/Mos6502/sw/tim_2/Makefile<br />~ /socgen/trunk/Projects/opencores.org/Mos6502/sw/tim_2/xml/tim_2.xml<br />- /socgen/trunk/Projects/opencores.org/Mos6502/sw/vga_font/Makefile<br />~ /socgen/trunk/Projects/opencores.org/Mos6502/sw/vga_font/xml/vga_font.xml<br />- /socgen/trunk/Projects/opencores.org/Mos6502/sw/vga_startup_screen/Makefile<br />~ /socgen/trunk/Projects/opencores.org/Mos6502/sw/vga_startup_screen/xml/vga_startup_screen.xml<br />- /socgen/trunk/Projects/opencores.org/wishbone/bin<br />~ /socgen/trunk/Projects/opencores.org/wishbone/busDefs/abstractors/wb_b.1_rtl.xml<br />~ /socgen/trunk/Projects/opencores.org/wishbone/busDefs/abstractors/wb_b.2_rtl.xml<br />~ /socgen/trunk/Projects/opencores.org/wishbone/busDefs/abstractors/wb_b.3_rtl.xml<br />~ /socgen/trunk/Projects/opencores.org/wishbone/busDefs/abstractors/wb_b.4_rtl.xml<br />~ /socgen/trunk/Projects/opencores.org/wishbone/busDefs/abstractors/wishbone_rtl.xml<br />~ /socgen/trunk/Projects/opencores.org/wishbone/busDefs/wb_b.1.xml<br />~ /socgen/trunk/Projects/opencores.org/wishbone/busDefs/wb_b.2.xml<br />~ /socgen/trunk/Projects/opencores.org/wishbone/busDefs/wb_b.3.xml<br />~ /socgen/trunk/Projects/opencores.org/wishbone/busDefs/wb_b.4.xml<br />~ /socgen/trunk/Projects/opencores.org/wishbone/busDefs/wishbone_def.xml<br />- /socgen/trunk/Projects/opencores.org/wishbone/doc/Geda<br />~ /socgen/trunk/Projects/opencores.org/wishbone/doc/html/model_master.html<br />~ /socgen/trunk/Projects/opencores.org/wishbone/doc/html/wb_memory_def.html<br />- /socgen/trunk/Projects/opencores.org/wishbone/doc/html/wb_model_master.html<br />~ /socgen/trunk/Projects/opencores.org/wishbone/doc/html/wb_uart16550_bus16_big.html<br />~ /socgen/trunk/Projects/opencores.org/wishbone/doc/html/wb_uart16550_bus16_lit.html<br />~ /socgen/trunk/Projects/opencores.org/wishbone/doc/html/wb_uart16550_bus32_big.html<br />~ /socgen/trunk/Projects/opencores.org/wishbone/doc/html/wb_uart16550_bus32_lit.html<br />~ /socgen/trunk/Projects/opencores.org/wishbone/doc/html/wb_uart16550_def.html<br />+ /socgen/trunk/Projects/opencores.org/wishbone/doc/png<br />+ /socgen/trunk/Projects/opencores.org/wishbone/doc/png/model_master_sch.png<br />+ /socgen/trunk/Projects/opencores.org/wishbone/doc/png/model_master_sym.png<br />+ /socgen/trunk/Projects/opencores.org/wishbone/doc/png/wb_memory_def_sch.png<br />+ /socgen/trunk/Projects/opencores.org/wishbone/doc/png/wb_memory_def_sym.png<br />+ /socgen/trunk/Projects/opencores.org/wishbone/doc/png/wb_uart16550_bus16_big_sch.png<br />+ /socgen/trunk/Projects/opencores.org/wishbone/doc/png/wb_uart16550_bus16_big_sym.png<br />+ /socgen/trunk/Projects/opencores.org/wishbone/doc/png/wb_uart16550_bus16_lit_sch.png<br />+ /socgen/trunk/Projects/opencores.org/wishbone/doc/png/wb_uart16550_bus16_lit_sym.png<br />+ /socgen/trunk/Projects/opencores.org/wishbone/doc/png/wb_uart16550_bus32_big_sch.png<br />+ /socgen/trunk/Projects/opencores.org/wishbone/doc/png/wb_uart16550_bus32_big_sym.png<br />+ /socgen/trunk/Projects/opencores.org/wishbone/doc/png/wb_uart16550_bus32_lit_sch.png<br />+ /socgen/trunk/Projects/opencores.org/wishbone/doc/png/wb_uart16550_bus32_lit_sym.png<br />+ /socgen/trunk/Projects/opencores.org/wishbone/doc/png/wb_uart16550_def_sch.png<br />+ /socgen/trunk/Projects/opencores.org/wishbone/doc/png/wb_uart16550_def_sym.png<br />+ /socgen/trunk/Projects/opencores.org/wishbone/doc/sch<br />+ /socgen/trunk/Projects/opencores.org/wishbone/doc/sch/model_master.sch<br />+ /socgen/trunk/Projects/opencores.org/wishbone/doc/sch/wb_memory_def.sch<br />+ /socgen/trunk/Projects/opencores.org/wishbone/doc/sch/wb_uart16550_bus16_big.sch<br />+ /socgen/trunk/Projects/opencores.org/wishbone/doc/sch/wb_uart16550_bus16_lit.sch<br />+ /socgen/trunk/Projects/opencores.org/wishbone/doc/sch/wb_uart16550_bus32_big.sch<br />+ /socgen/trunk/Projects/opencores.org/wishbone/doc/sch/wb_uart16550_bus32_lit.sch<br />+ /socgen/trunk/Projects/opencores.org/wishbone/doc/sch/wb_uart16550_def.sch<br />+ /socgen/trunk/Projects/opencores.org/wishbone/doc/sym<br />+ /socgen/trunk/Projects/opencores.org/wishbone/doc/sym/model_master.sym<br />+ /socgen/trunk/Projects/opencores.org/wishbone/doc/sym/wb_memory_def.sym<br />+ /socgen/trunk/Projects/opencores.org/wishbone/doc/sym/wb_uart16550_bus16_big.sym<br />+ /socgen/trunk/Projects/opencores.org/wishbone/doc/sym/wb_uart16550_bus16_lit.sym<br />+ /socgen/trunk/Projects/opencores.org/wishbone/doc/sym/wb_uart16550_bus32_big.sym<br />+ /socgen/trunk/Projects/opencores.org/wishbone/doc/sym/wb_uart16550_bus32_lit.sym<br />+ /socgen/trunk/Projects/opencores.org/wishbone/doc/sym/wb_uart16550_def.sym<br />~ /socgen/trunk/Projects/opencores.org/wishbone/ip-xact/libraryCfg.xml<br />- /socgen/trunk/Projects/opencores.org/wishbone/ip/model/bin<br />~ /socgen/trunk/Projects/opencores.org/wishbone/ip/model/componentCfg.xml<br />~ /socgen/trunk/Projects/opencores.org/wishbone/ip/model/rtl/xml/model_master.xml<br />~ /socgen/trunk/Projects/opencores.org/wishbone/ip/model/rtl/xml/model_monitor.xml<br />~ /socgen/trunk/Projects/opencores.org/wishbone/ip/model/rtl/xml/model_slave.xml<br />- /socgen/trunk/Projects/opencores.org/wishbone/ip/wb_memory/bin<br />~ /socgen/trunk/Projects/opencores.org/wishbone/ip/wb_memory/componentCfg.xml<br />~ /socgen/trunk/Projects/opencores.org/wishbone/ip/wb_memory/rtl/xml/wb_memory_def.design.xml<br />~ /socgen/trunk/Projects/opencores.org/wishbone/ip/wb_memory/rtl/xml/wb_memory_def.xml<br />- /socgen/trunk/Projects/opencores.org/wishbone/ip/wb_memory/sim/bin<br />~ /socgen/trunk/Projects/opencores.org/wishbone/ip/wb_memory/sim/testbenches/xml/wb_memory_bfm.design.xml<br />~ /socgen/trunk/Projects/opencores.org/wishbone/ip/wb_memory/sim/testbenches/xml/wb_memory_def_dut.params.xml<br />~ /socgen/trunk/Projects/opencores.org/wishbone/ip/wb_memory/sim/testbenches/xml/wb_memory_def_duth.design.xml<br />~ /socgen/trunk/Projects/opencores.org/wishbone/ip/wb_memory/sim/testbenches/xml/wb_memory_def_lint.xml<br />~ /socgen/trunk/Projects/opencores.org/wishbone/ip/wb_memory/sim/testbenches/xml/wb_memory_def_tb.xml<br />- /socgen/trunk/Projects/opencores.org/wishbone/ip/wb_model/bin<br />~ /socgen/trunk/Projects/opencores.org/wishbone/ip/wb_model/componentCfg.xml<br />~ /socgen/trunk/Projects/opencores.org/wishbone/ip/wb_model/rtl/xml/wb_model_master.xml<br />- /socgen/trunk/Projects/opencores.org/wishbone/ip/wb_uart16550/bin<br />~ /socgen/trunk/Projects/opencores.org/wishbone/ip/wb_uart16550/componentCfg.xml<br />~ /socgen/trunk/Projects/opencores.org/wishbone/ip/wb_uart16550/rtl/xml/wb_uart16550_bus16_big.xml<br />~ /socgen/trunk/Projects/opencores.org/wishbone/ip/wb_uart16550/rtl/xml/wb_uart16550_bus16_lit.xml<br />~ /socgen/trunk/Projects/opencores.org/wishbone/ip/wb_uart16550/rtl/xml/wb_uart16550_bus32_big.xml<br />~ /socgen/trunk/Projects/opencores.org/wishbone/ip/wb_uart16550/rtl/xml/wb_uart16550_bus32_lit.xml<br />~ /socgen/trunk/Projects/opencores.org/wishbone/ip/wb_uart16550/rtl/xml/wb_uart16550_def.xml<br />- /socgen/trunk/Projects/opencores.org/wishbone/ip/wb_uart16550/sim/bin<br />~ /socgen/trunk/Projects/opencores.org/wishbone/ip/wb_uart16550/sim/testbenches/xml/wb_uart16550_bfm.design.xml<br />~ /socgen/trunk/Projects/opencores.org/wishbone/ip/wb_uart16550/sim/testbenches/xml/wb_uart16550_bus16_big_dut.params.xml<br />~ /socgen/trunk/Projects/opencores.org/wishbone/ip/wb_uart16550/sim/testbenches/xml/wb_uart16550_bus16_big_duth.design.xml<br />~ /socgen/trunk/Projects/opencores.org/wishbone/ip/wb_uart16550/sim/testbenches/xml/wb_uart16550_bus16_big_lint.xml<br />~ /socgen/trunk/Projects/opencores.org/wishbone/ip/wb_uart16550/sim/testbenches/xml/wb_uart16550_bus16_big_tb.xml<br />~ /socgen/trunk/Projects/opencores.org/wishbone/ip/wb_uart16550/sim/testbenches/xml/wb_uart16550_bus16_lit_dut.params.xml<br />~ /socgen/trunk/Projects/opencores.org/wishbone/ip/wb_uart16550/sim/testbenches/xml/wb_uart16550_bus16_lit_duth.design.xml<br />~ /socgen/trunk/Projects/opencores.org/wishbone/ip/wb_uart16550/sim/testbenches/xml/wb_uart16550_bus16_lit_lint.xml<br />~ /socgen/trunk/Projects/opencores.org/wishbone/ip/wb_uart16550/sim/testbenches/xml/wb_uart16550_bus16_lit_tb.xml<br />~ /socgen/trunk/Projects/opencores.org/wishbone/ip/wb_uart16550/sim/testbenches/xml/wb_uart16550_bus32_big_dut.params.xml<br />~ /socgen/trunk/Projects/opencores.org/wishbone/ip/wb_uart16550/sim/testbenches/xml/wb_uart16550_bus32_big_duth.design.xml<br />~ /socgen/trunk/Projects/opencores.org/wishbone/ip/wb_uart16550/sim/testbenches/xml/wb_uart16550_bus32_big_lint.xml<br />~ /socgen/trunk/Projects/opencores.org/wishbone/ip/wb_uart16550/sim/testbenches/xml/wb_uart16550_bus32_big_tb.xml<br />~ /socgen/trunk/Projects/opencores.org/wishbone/ip/wb_uart16550/sim/testbenches/xml/wb_uart16550_bus32_lit_dut.params.xml<br />~ /socgen/trunk/Projects/opencores.org/wishbone/ip/wb_uart16550/sim/testbenches/xml/wb_uart16550_bus32_lit_duth.design.xml<br />~ /socgen/trunk/Projects/opencores.org/wishbone/ip/wb_uart16550/sim/testbenches/xml/wb_uart16550_bus32_lit_lint.xml<br />~ /socgen/trunk/Projects/opencores.org/wishbone/ip/wb_uart16550/sim/testbenches/xml/wb_uart16550_bus32_lit_tb.xml<br />~ /socgen/trunk/Projects/opencores.org/wishbone/ip/wb_uart16550/sim/testbenches/xml/wb_uart16550_def_dut.params.xml<br />~ /socgen/trunk/Projects/opencores.org/wishbone/ip/wb_uart16550/sim/testbenches/xml/wb_uart16550_def_duth.design.xml<br />~ /socgen/trunk/Projects/opencores.org/wishbone/ip/wb_uart16550/sim/testbenches/xml/wb_uart16550_def_lint.xml<br />~ /socgen/trunk/Projects/opencores.org/wishbone/ip/wb_uart16550/sim/testbenches/xml/wb_uart16550_def_tb.xml<br />+ /socgen/trunk/Projects/terasic.com<br />+ /socgen/trunk/Projects/terasic.com/DE0-Nano<br />+ /socgen/trunk/Projects/terasic.com/DE0-Nano/ip<br />+ /socgen/trunk/Projects/terasic.com/DE0-Nano/ip/fpga<br />+ /socgen/trunk/Projects/terasic.com/DE0-Nano/ip/fpga/doc<br />+ /socgen/trunk/Projects/terasic.com/DE0-Nano/ip/fpga/doc/DE0_Nano_User_Manual_v1.9.pdf<br />+ /socgen/trunk/Projects/terasic.com/DE0-Nano/ip/fpga/pads<br />+ /socgen/trunk/Projects/terasic.com/DE0-Nano/ip/fpga/pads/padring.csv<br />+ /socgen/trunk/Projects/terasic.com/DE0-Nano/ip/fpga/pads/padring.ods<br />+ /socgen/trunk/Projects/terasic.com/DE0-Nano/ip/fpga/pads/padring.pcf<br />+ /socgen/trunk/Projects/terasic.com/DE0-Nano/ip/fpga/pads/padring.ucf<br />+ /socgen/trunk/Projects/valentfx.com<br />+ /socgen/trunk/Projects/valentfx.com/fpgas<br />+ /socgen/trunk/Projects/valentfx.com/fpgas/doc<br />+ /socgen/trunk/Projects/valentfx.com/fpgas/doc/html<br />+ /socgen/trunk/Projects/valentfx.com/fpgas/doc/html/iceskate_default.html<br />+ /socgen/trunk/Projects/valentfx.com/fpgas/doc/html/logipi_T6502_default.html<br />+ /socgen/trunk/Projects/valentfx.com/fpgas/doc/html/Nexys2_T6502_default.html<br />+ /socgen/trunk/Projects/valentfx.com/fpgas/doc/png<br />+ /socgen/trunk/Projects/valentfx.com/fpgas/doc/png/iceskate_default_sch.png<br />+ /socgen/trunk/Projects/valentfx.com/fpgas/doc/png/iceskate_default_sym.png<br />+ /socgen/trunk/Projects/valentfx.com/fpgas/doc/png/logipi_T6502_default_sch.png<br />+ /socgen/trunk/Projects/valentfx.com/fpgas/doc/png/logipi_T6502_default_sym.png<br />+ /socgen/trunk/Projects/valentfx.com/fpgas/doc/png/Nexys2_T6502_default_sch.png<br />+ /socgen/trunk/Projects/valentfx.com/fpgas/doc/png/Nexys2_T6502_default_sym.png<br />+ /socgen/trunk/Projects/valentfx.com/fpgas/doc/sch<br />+ /socgen/trunk/Projects/valentfx.com/fpgas/doc/sch/iceskate_default.sch<br />+ /socgen/trunk/Projects/valentfx.com/fpgas/doc/sch/logipi_T6502_default.sch<br />+ /socgen/trunk/Projects/valentfx.com/fpgas/doc/sch/Nexys2_T6502_default.sch<br />+ /socgen/trunk/Projects/valentfx.com/fpgas/doc/sym<br />+ /socgen/trunk/Projects/valentfx.com/fpgas/doc/sym/iceskate_default.sym<br />+ /socgen/trunk/Projects/valentfx.com/fpgas/doc/sym/logipi_T6502_default.sym<br />+ /socgen/trunk/Projects/valentfx.com/fpgas/doc/sym/Nexys2_T6502_default.sym<br />+ /socgen/trunk/Projects/valentfx.com/fpgas/ip<br />+ /socgen/trunk/Projects/valentfx.com/fpgas/ip-xact<br />+ /socgen/trunk/Projects/valentfx.com/fpgas/ip-xact/libraryCfg.xml<br />+ /socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502<br />+ /socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/componentCfg.xml<br />+ /socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/doc<br />+ /socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/doc/orig6502.txt<br />+ /socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/doc/Readme.txt<br />+ /socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/doc/spec.odt<br />+ /socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/doc/T6502_doc.txt<br />+ /socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/pads<br />+ /socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/pads/padring.csv<br />+ /socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/pads/padring.ods<br />+ /socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/pads/padring.pcf<br />+ /socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/pads/pads.ara<br />+ /socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/pads/pads.ise<br />+ /socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/rtl<br />+ /socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/rtl/verilog<br />+ /socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/rtl/verilog/copyright<br />+ /socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/rtl/verilog/top.gpio<br />+ /socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/rtl/xml<br />+ /socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/rtl/xml/Nexys2_T6502_core.design.xml<br />+ /socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/rtl/xml/Nexys2_T6502_core.xml<br />+ /socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/rtl/xml/Nexys2_T6502_default.xml<br />+ /socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/rtl/xml/Nexys2_T6502_fpga.design.xml<br />+ /socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/sim<br />+ /socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/sim/icarus<br />+ /socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/sim/icarus/default<br />+ /socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/sim/icarus/default/dmp_define<br />+ /socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/sim/icarus/default/test_define<br />+ /socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/sim/icarus/default/wave.sav<br />+ /socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/sim/testbenches<br />+ /socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/sim/testbenches/verilog<br />+ /socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/sim/testbenches/verilog/tb.ext<br />+ /socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/sim/testbenches/xml<br />+ /socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/sim/testbenches/xml/logipi_T6502_bfm.design.xml<br />+ /socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/sim/testbenches/xml/logipi_T6502_default_duth.design.xml<br />+ /socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/sim/testbenches/xml/Nexys2_T6502_default_dut.params.xml<br />+ /socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/sim/testbenches/xml/Nexys2_T6502_default_lint.xml<br />+ /socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/sim/testbenches/xml/Nexys2_T6502_default_tb.xml<br />+ /socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/syn<br />+ /socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/syn/chips<br />+ /socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/syn/chips/verilog<br />+ /socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/syn/chips/verilog/copyright.v<br />+ /socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/syn/chips/xml<br />+ /socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/syn/chips/xml/logipi_fpga_padring.xml<br />+ /socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/syn/chips/xml/Nexys2_T6502_chip.xml<br />+ /socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/syn/ise<br />+ /socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/syn/ise/logipi_T6502_kim_2<br />+ /socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/syn/ise/logipi_T6502_kim_2/bsdl<br />+ /socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/syn/ise/logipi_T6502_kim_2/bsdl/xc3s1200e_fg320_1532.bsd<br />+ /socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/syn/ise/logipi_T6502_kim_2/bsdl/xcf04s_vo20.bsd<br />+ /socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/syn/ise/logipi_T6502_kim_2/debug<br />+ /socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/syn/ise/logipi_T6502_kim_2/debug/fpga_load<br />+ /socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/syn/ise/logipi_T6502_kim_2/debug/impact_bat<br />+ /socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/syn/ise/logipi_T6502_kim_2/debug/ledtest.svf<br />+ /socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/syn/ise/logipi_T6502_kim_2/debug/olimex_logipi.cfg<br />+ /socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/syn/ise/logipi_T6502_kim_2/debug/olimex_nexys2.cfg<br />+ /socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/syn/ise/logipi_T6502_kim_2/debug/Readme.txt<br />+ /socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/syn/ise/logipi_T6502_kim_2/target<br />+ /socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/syn/ise/logipi_T6502_kim_2/target/bsdl<br />+ /socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/syn/ise/logipi_T6502_kim_2/target/bsdl/xc3s1200e_fg320_1532.bsd<br />+ /socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/syn/ise/logipi_T6502_kim_2/target/bsdl/xcf04s_vo20.bsd<br />+ /socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/syn/ise/logipi_T6502_kim_2/target/cclk.ut<br />+ /socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/syn/ise/logipi_T6502_kim_2/target/jtag.ut<br />+ /socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/syn/ise/logipi_T6502_kim_2/target/Pad_Ring.ucf<br />+ /socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/syn/ise/logipi_T6502_kim_2/verilog<br />+ /socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/syn/ise/logipi_T6502_kim_2/verilog/copyright.v<br />+ /socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/syn/ise/logipi_T6502_kim_2/verilog/sram.load<br />+ /socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/syn/ise/logipi_T6502_kim_2/xml<br />+ /socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/syn/ise/logipi_T6502_kim_2/xml/Nexys2_T6502_kim_2.xml<br />+ /socgen/trunk/Projects/valentfx.com/fpgas/sw<br />+ /socgen/trunk/Projects/valentfx.com/fpgas/sw/vga_font<br />+ /socgen/trunk/Projects/valentfx.com/fpgas/sw/vga_font/vga_font.asm<br />+ /socgen/trunk/Projects/valentfx.com/fpgas/sw/vga_font/xml<br />+ /socgen/trunk/Projects/valentfx.com/fpgas/sw/vga_font/xml/vga_font.xml<br />+ /socgen/trunk/Projects/valentfx.com/fpgas/sw/vga_startup_screen<br />+ /socgen/trunk/Projects/valentfx.com/fpgas/sw/vga_startup_screen/vga_startup_screen.asm<br />+ /socgen/trunk/Projects/valentfx.com/fpgas/sw/vga_startup_screen/xml<br />+ /socgen/trunk/Projects/valentfx.com/fpgas/sw/vga_startup_screen/xml/vga_startup_screen.xml<br />+ /socgen/trunk/Projects/valentfx.com/logipi<br />+ /socgen/trunk/Projects/valentfx.com/logipi/ip<br />+ /socgen/trunk/Projects/valentfx.com/logipi/ip-xact<br />+ /socgen/trunk/Projects/valentfx.com/logipi/ip-xact/libraryCfg.xml<br />+ /socgen/trunk/Projects/valentfx.com/logipi/ip/clock<br />+ /socgen/trunk/Projects/valentfx.com/logipi/ip/clock/componentCfg.xml<br />+ /socgen/trunk/Projects/valentfx.com/logipi/ip/clock/rtl<br />+ /socgen/trunk/Projects/valentfx.com/logipi/ip/clock/rtl/verilog<br />+ /socgen/trunk/Projects/valentfx.com/logipi/ip/clock/rtl/verilog/syn<br />+ /socgen/trunk/Projects/valentfx.com/logipi/ip/clock/rtl/verilog/syn/clock_sys.v<br />+ /socgen/trunk/Projects/valentfx.com/logipi/ip/clock/rtl/xml<br />+ /socgen/trunk/Projects/valentfx.com/logipi/ip/clock/rtl/xml/cde_clock_sys.xml<br />+ /socgen/trunk/Projects/valentfx.com/logipi/ip/fpga<br />+ /socgen/trunk/Projects/valentfx.com/logipi/ip/fpga/componentCfg.xml<br />+ /socgen/trunk/Projects/valentfx.com/logipi/ip/fpga/pads<br />+ /socgen/trunk/Projects/valentfx.com/logipi/ip/fpga/pads/padring.csv<br />+ /socgen/trunk/Projects/valentfx.com/logipi/ip/fpga/pads/padring.ods<br />+ /socgen/trunk/Projects/valentfx.com/logipi/ip/fpga/pads/pads.ara<br />+ /socgen/trunk/Projects/valentfx.com/logipi/ip/fpga/pads/pads.ise<br />+ /socgen/trunk/Projects/valentfx.com/logipi/ip/fpga/rtl<br />+ /socgen/trunk/Projects/valentfx.com/logipi/ip/fpga/rtl/xml<br />+ /socgen/trunk/Projects/valentfx.com/logipi/ip/fpga/rtl/xml/logipi_fpga_design.xml<br />+ /socgen/trunk/Projects/valentfx.com/logipi/ip/fpga/rtl/xml/logipi_fpga_jtag_design.xml<br />+ /socgen/trunk/Projects/valentfx.com/logipi/ip/jtag<br />+ /socgen/trunk/Projects/valentfx.com/logipi/ip/jtag/componentCfg.xml<br />+ /socgen/trunk/Projects/valentfx.com/logipi/ip/jtag/rtl<br />+ /socgen/trunk/Projects/valentfx.com/logipi/ip/jtag/rtl/verilog<br />+ /socgen/trunk/Projects/valentfx.com/logipi/ip/jtag/rtl/verilog/syn<br />+ /socgen/trunk/Projects/valentfx.com/logipi/ip/jtag/rtl/verilog/syn/jtag_tap.v<br />+ /socgen/trunk/Projects/valentfx.com/logipi/ip/jtag/rtl/xml<br />+ /socgen/trunk/Projects/valentfx.com/logipi/ip/jtag/rtl/xml/cde_jtag_tap.xml<br />~ /socgen/trunk/README<br />+ /socgen/trunk/repos<br />+ /socgen/trunk/repos/readme.md<br />+ /socgen/trunk/repos/README.txt<br />+ /socgen/trunk/t<br />+ /socgen/trunk/t2<br />+ /socgen/trunk/t3<br />+ /socgen/trunk/t4<br />~ /socgen/trunk/test<br />- /socgen/trunk/tools/bin/ip_report<br />- /socgen/trunk/tools/bin/Makefile<br />- /socgen/trunk/tools/bin/Makefile.root<br />~ /socgen/trunk/tools/bin/make_doc<br />+ /socgen/trunk/tools/bin/read_db<br />+ /socgen/trunk/tools/bin/socgen<br />- /socgen/trunk/tools/bin/soc_manager<br />~ /socgen/trunk/tools/busdefs/check_busDefs<br />~ /socgen/trunk/tools/busdefs/create_busdefs<br />~ /socgen/trunk/tools/busdefs/gen_busdef<br />~ /socgen/trunk/tools/documentation/create_busdefs_doc<br />~ /socgen/trunk/tools/documentation/create_lib_doc<br />~ /socgen/trunk/tools/documentation/ver2gedasch<br />~ /socgen/trunk/tools/documentation/ver2gedasym<br />~ /socgen/trunk/tools/firmware/gen_crasm<br />+ /socgen/trunk/tools/geda<br />+ /socgen/trunk/tools/geda/build_dev_geda.safe<br />+ /socgen/trunk/tools/geda/build_geda<br />+ /socgen/trunk/tools/geda/dot_gEDA<br />+ /socgen/trunk/tools/geda/dot_gEDA/gafrc<br />+ /socgen/trunk/tools/geda/dot_gEDA/gschemrc<br />+ /socgen/trunk/tools/geda/dot_gEDA/icons<br />+ /socgen/trunk/tools/geda/dot_gEDA/icons/application-x-geda-schematic-48.png<br />+ /socgen/trunk/tools/geda/dot_gEDA/icons/application-x-geda-symbol-48.png<br />+ /socgen/trunk/tools/geda/dot_gEDA/icons/application-x-gerber-48.png<br />+ /socgen/trunk/tools/geda/dot_gEDA/icons/application-x-pcb-48.png<br />+ /socgen/trunk/tools/geda/dot_gEDA/icons/frame.jpg<br />+ /socgen/trunk/tools/geda/dot_gEDA/icons/geda-gattrib.png<br />+ /socgen/trunk/tools/geda/dot_gEDA/icons/geda-gschem.png<br />+ /socgen/trunk/tools/geda/dot_gEDA/icons/geda-xgsch2pcb.png<br />+ /socgen/trunk/tools/geda/dot_gEDA/icons/gerbv-48.png<br />+ /socgen/trunk/tools/geda/dot_gEDA/icons/gschem-48.png<br />+ /socgen/trunk/tools/geda/dot_gEDA/icons/navlogo.png<br />+ /socgen/trunk/tools/geda/dot_gEDA/icons/noframe.jpg<br />+ /socgen/trunk/tools/geda/dot_gEDA/icons/noname.png<br />+ /socgen/trunk/tools/geda/dot_gEDA/icons/notext.jpg<br />+ /socgen/trunk/tools/geda/dot_gEDA/icons/opensource_64.png<br />+ /socgen/trunk/tools/geda/dot_gEDA/icons/pcb-48.png<br />+ /socgen/trunk/tools/geda/dot_gEDA/icons/pcb.png<br />+ /socgen/trunk/tools/geda/dot_gEDA/icons/xgsch2pcb-48.png<br />+ /socgen/trunk/tools/geda/geda-gaf-1.9.0.tar.gz<br />+ /socgen/trunk/tools/geda/geda:file_format_spec [gEDA Project Wiki]_files<br />+ /socgen/trunk/tools/geda/geda:file_format_spec [gEDA Project Wiki]_files/button-css.png<br />+ /socgen/trunk/tools/geda/geda:file_format_spec [gEDA Project Wiki]_files/button-donate.gif<br />+ /socgen/trunk/tools/geda/geda:file_format_spec [gEDA Project Wiki]_files/button-dw.png<br />+ /socgen/trunk/tools/geda/geda:file_format_spec [gEDA Project Wiki]_files/button-php.gif<br />+ /socgen/trunk/tools/geda/geda:file_format_spec [gEDA Project Wiki]_files/button-rss.png<br />+ /socgen/trunk/tools/geda/geda:file_format_spec [gEDA Project Wiki]_files/button-xhtml.png<br />+ /socgen/trunk/tools/geda/geda:file_format_spec [gEDA Project Wiki]_files/cc-by-sa.png<br />+ /socgen/trunk/tools/geda/geda:file_format_spec [gEDA Project Wiki]_files/css.css<br />+ /socgen/trunk/tools/geda/geda:file_format_spec [gEDA Project Wiki]_files/css_002.css<br />+ /socgen/trunk/tools/geda/geda:file_format_spec [gEDA Project Wiki]_files/css_003.css<br />+ /socgen/trunk/tools/geda/geda:file_format_spec [gEDA Project Wiki]_files/gedacoordinatespace.jpg<br />+ /socgen/trunk/tools/geda/geda:file_format_spec [gEDA Project Wiki]_files/gedafileformat_textgraphic.jpg<br />+ /socgen/trunk/tools/geda/geda:file_format_spec [gEDA Project Wiki]_files/gedapath_example_and_gate-smaller.png<br />+ /socgen/trunk/tools/geda/geda:file_format_spec [gEDA Project Wiki]_files/indexer.gif<br />+ /socgen/trunk/tools/geda/geda:file_format_spec [gEDA Project Wiki]_files/js.php<br />+ /socgen/trunk/tools/geda/geda:file_format_spec [gEDA Project Wiki]_files/media_align_center.png<br />+ /socgen/trunk/tools/geda/geda:file_format_spec [gEDA Project Wiki]_files/media_align_left.png<br />+ /socgen/trunk/tools/geda/geda:file_format_spec [gEDA Project Wiki]_files/media_align_noalign.png<br />+ /socgen/trunk/tools/geda/geda:file_format_spec [gEDA Project Wiki]_files/media_align_right.png<br />+ /socgen/trunk/tools/geda/geda:file_format_spec [gEDA Project Wiki]_files/media_link_direct.png<br />+ /socgen/trunk/tools/geda/geda:file_format_spec [gEDA Project Wiki]_files/media_link_displaylnk.png<br />+ /socgen/trunk/tools/geda/geda:file_format_spec [gEDA Project Wiki]_files/media_link_lnk.png<br />+ /socgen/trunk/tools/geda/geda:file_format_spec [gEDA Project Wiki]_files/media_link_nolnk.png<br />+ /socgen/trunk/tools/geda/geda:file_format_spec [gEDA Project Wiki]_files/media_size_large.png<br />+ /socgen/trunk/tools/geda/geda:file_format_spec [gEDA Project Wiki]_files/media_size_medium.png<br />+ /socgen/trunk/tools/geda/geda:file_format_spec [gEDA Project Wiki]_files/media_size_original.png<br />+ /socgen/trunk/tools/geda/geda:file_format_spec [gEDA Project Wiki]_files/media_size_small.png<br />+ /socgen/trunk/tools/geda/gEDA_doc.txt<br />+ /socgen/trunk/tools/geda/geda_file_format_spec.html<br />+ /socgen/trunk/tools/geda/gen_geda<br />+ /socgen/trunk/tools/geda/gen_gEDA_sym<br />+ /socgen/trunk/tools/geda/g_rc.c<br />+ /socgen/trunk/tools/geda/HOWTO_design_environment.pdf<br />+ /socgen/trunk/tools/geda/image.scm<br />+ /socgen/trunk/tools/geda/Makefile<br />+ /socgen/trunk/tools/geda/mk_sch_png<br />+ /socgen/trunk/tools/geda/mk_sym_png<br />+ /socgen/trunk/tools/geda/README.txt<br />- /socgen/trunk/tools/icarus<br />- /socgen/trunk/tools/install<br />+ /socgen/trunk/tools/ip-xact<br />+ /socgen/trunk/tools/ip-xact/1685-2009<br />+ /socgen/trunk/tools/ip-xact/1685-2009/abstractionDefinition.xsd<br />+ /socgen/trunk/tools/ip-xact/1685-2009/abstractor.xsd<br />+ /socgen/trunk/tools/ip-xact/1685-2009/autoConfigure.xsd<br />+ /socgen/trunk/tools/ip-xact/1685-2009/busDefinition.xsd<br />+ /socgen/trunk/tools/ip-xact/1685-2009/busInterface.xsd<br />+ /socgen/trunk/tools/ip-xact/1685-2009/commonStructures.xsd<br />+ /socgen/trunk/tools/ip-xact/1685-2009/component.xsd<br />+ /socgen/trunk/tools/ip-xact/1685-2009/configurable.xsd<br />+ /socgen/trunk/tools/ip-xact/1685-2009/constraints.xsd<br />+ /socgen/trunk/tools/ip-xact/1685-2009/design.xsd<br />+ /socgen/trunk/tools/ip-xact/1685-2009/designConfig.xsd<br />+ /socgen/trunk/tools/ip-xact/1685-2009/file.xsd<br />+ /socgen/trunk/tools/ip-xact/1685-2009/fileType.xsd<br />+ /socgen/trunk/tools/ip-xact/1685-2009/generator.xsd<br />+ /socgen/trunk/tools/ip-xact/1685-2009/identifier.xsd<br />+ /socgen/trunk/tools/ip-xact/1685-2009/index.xsd<br />+ /socgen/trunk/tools/ip-xact/1685-2009/map<br />+ /socgen/trunk/tools/ip-xact/1685-2009/memoryMap.xsd<br />+ /socgen/trunk/tools/ip-xact/1685-2009/model.xsd<br />+ /socgen/trunk/tools/ip-xact/1685-2009/port.xsd<br />+ /socgen/trunk/tools/ip-xact/1685-2009/signalDrivers.xsd<br />+ /socgen/trunk/tools/ip-xact/1685-2009/simpleTypes.xsd<br />+ /socgen/trunk/tools/ip-xact/1685-2009/subInstances.xsd<br />+ /socgen/trunk/tools/ip-xact/1685-2009/TGI<br />+ /socgen/trunk/tools/ip-xact/1685-2009/TGI/TGI.html<br />+ /socgen/trunk/tools/ip-xact/1685-2009/TGI/TGI.wsdl<br />+ /socgen/trunk/tools/ip-xact/1685-2014<br />+ /socgen/trunk/tools/ip-xact/1685-2014/abstractionDefinition.xsd<br />+ /socgen/trunk/tools/ip-xact/1685-2014/abstractor.xsd<br />+ /socgen/trunk/tools/ip-xact/1685-2014/autoConfigure.xsd<br />+ /socgen/trunk/tools/ip-xact/1685-2014/busDefinition.xsd<br />+ /socgen/trunk/tools/ip-xact/1685-2014/busInterface.xsd<br />+ /socgen/trunk/tools/ip-xact/1685-2014/catalog.xsd<br />+ /socgen/trunk/tools/ip-xact/1685-2014/commonStructures.xsd<br />+ /socgen/trunk/tools/ip-xact/1685-2014/component.xsd<br />+ /socgen/trunk/tools/ip-xact/1685-2014/configurable.xsd<br />+ /socgen/trunk/tools/ip-xact/1685-2014/constraints.xsd<br />+ /socgen/trunk/tools/ip-xact/1685-2014/design.xsd<br />+ /socgen/trunk/tools/ip-xact/1685-2014/designConfig.xsd<br />+ /socgen/trunk/tools/ip-xact/1685-2014/file.xsd<br />+ /socgen/trunk/tools/ip-xact/1685-2014/fileType.xsd<br />+ /socgen/trunk/tools/ip-xact/1685-2014/generator.xsd<br />+ /socgen/trunk/tools/ip-xact/1685-2014/identifier.xsd<br />+ /socgen/trunk/tools/ip-xact/1685-2014/index.xsd<br />+ /socgen/trunk/tools/ip-xact/1685-2014/memoryMap.xsd<br />+ /socgen/trunk/tools/ip-xact/1685-2014/model.xsd<br />+ /socgen/trunk/tools/ip-xact/1685-2014/port.xsd<br />+ /socgen/trunk/tools/ip-xact/1685-2014/signalDrivers.xsd<br />+ /socgen/trunk/tools/ip-xact/1685-2014/simpleTypes.xsd<br />+ /socgen/trunk/tools/ip-xact/1685-2014/subInstances.xsd<br />+ /socgen/trunk/tools/ip-xact/1685-2014/xml.xsd<br />+ /socgen/trunk/tools/ip-xact/1685.1<br />+ /socgen/trunk/tools/ip-xact/1685.1/autoConfigure.xsd<br />+ /socgen/trunk/tools/ip-xact/1685.1/commonStructures.xsd<br />+ /socgen/trunk/tools/ip-xact/1685.1/component.xsd<br />+ /socgen/trunk/tools/ip-xact/1685.1/configurable.xsd<br />+ /socgen/trunk/tools/ip-xact/1685.1/constraints.xsd<br />+ /socgen/trunk/tools/ip-xact/1685.1/design.xsd<br />+ /socgen/trunk/tools/ip-xact/1685.1/designConfig.xsd<br />+ /socgen/trunk/tools/ip-xact/1685.1/file.xsd<br />+ /socgen/trunk/tools/ip-xact/1685.1/fileType.xsd<br />+ /socgen/trunk/tools/ip-xact/1685.1/generator.xsd<br />+ /socgen/trunk/tools/ip-xact/1685.1/identifier.xsd<br />+ /socgen/trunk/tools/ip-xact/1685.1/index.xsd<br />+ /socgen/trunk/tools/ip-xact/1685.1/map<br />+ /socgen/trunk/tools/ip-xact/1685.1/model.xsd<br />+ /socgen/trunk/tools/ip-xact/1685.1/port.xsd<br />+ /socgen/trunk/tools/ip-xact/1685.1/signalDrivers.xsd<br />+ /socgen/trunk/tools/ip-xact/1685.1/simpleTypes.xsd<br />+ /socgen/trunk/tools/ip-xact/1685.1/subInstances.xsd<br />+ /socgen/trunk/tools/license/Boilerplate.txt<br />+ /socgen/trunk/tools/padring<br />+ /socgen/trunk/tools/padring/component_boilerplate<br />+ /socgen/trunk/tools/padring/create_padring<br />+ /socgen/trunk/tools/padring/create_padring.safe<br />+ /socgen/trunk/tools/padring/design_boilerplate<br />~ /socgen/trunk/tools/regtool/gen_registers<br />~ /socgen/trunk/tools/simulation/build_coverage<br />~ /socgen/trunk/tools/simulation/build_icarus_filelists<br />+ /socgen/trunk/tools/simulation/build_icarus_filelists.cand<br />~ /socgen/trunk/tools/simulation/build_lint_filelists<br />~ /socgen/trunk/tools/simulation/build_sim_master<br />~ /socgen/trunk/tools/simulation/build_verilator_filelists<br />~ /socgen/trunk/tools/simulation/run_coverage<br />~ /socgen/trunk/tools/simulation/run_icarus<br />~ /socgen/trunk/tools/simulation/run_lint<br />~ /socgen/trunk/tools/simulation/run_sims<br />~ /socgen/trunk/tools/simulation/run_verilator<br />~ /socgen/trunk/tools/synthesys/build_fpga_master<br />+ /socgen/trunk/tools/synthesys/run_ara<br />~ /socgen/trunk/tools/synthesys/run_ise<br />+ /socgen/trunk/tools/synthesys/targets/ip/iceskate<br />+ /socgen/trunk/tools/synthesys/targets/ip/iceskate/bsdl<br />+ /socgen/trunk/tools/synthesys/targets/ip/iceskate/bsdl/xc3s1200e_fg320_1532.bsd<br />+ /socgen/trunk/tools/synthesys/targets/ip/iceskate/bsdl/xcf04s_vo20.bsd<br />+ /socgen/trunk/tools/synthesys/targets/ip/iceskate/cclk.ut<br />+ /socgen/trunk/tools/synthesys/targets/ip/iceskate/jtag.ut<br />+ /socgen/trunk/tools/synthesys/targets/ip/iceskate/padring.pcf<br />+ /socgen/trunk/tools/synthesys/targets/ip/iceskate/Pad_Ring.ucf<br />+ /socgen/trunk/tools/synthesys/targets/ip/logipi<br />+ /socgen/trunk/tools/synthesys/targets/ip/logipi/bsdl<br />+ /socgen/trunk/tools/synthesys/targets/ip/logipi/bsdl/xc3s1200e_fg320_1532.bsd<br />+ /socgen/trunk/tools/synthesys/targets/ip/logipi/bsdl/xcf04s_vo20.bsd<br />+ /socgen/trunk/tools/synthesys/targets/ip/logipi/cclk.ut<br />+ /socgen/trunk/tools/synthesys/targets/ip/logipi/jtag.ut<br />+ /socgen/trunk/tools/synthesys/targets/ip/logipi/Pad_Ring.ucf<br />+ /socgen/trunk/tools/synthesys/targets/ip/logipi_r151<br />+ /socgen/trunk/tools/synthesys/targets/ip/logipi_r151/doc<br />+ /socgen/trunk/tools/synthesys/targets/ip/logipi_r151/doc/Spartan6<br />+ /socgen/trunk/tools/synthesys/targets/ip/logipi_r151/doc/Spartan6/ds160.pdf<br />+ /socgen/trunk/tools/synthesys/targets/ip/logipi_r151/doc/Spartan6/ds162.pdf<br />+ /socgen/trunk/tools/synthesys/targets/ip/logipi_r151/doc/Spartan6/ug385.pdf<br />+ /socgen/trunk/tools/synthesys/targets/ip/logipi_r151/Pad_Ring.ucf<br />~ /socgen/trunk/tools/sys/build_elab_master<br />~ /socgen/trunk/tools/sys/build_generate<br />~ /socgen/trunk/tools/sys/build_hw_master<br />~ /socgen/trunk/tools/sys/build_sw_master<br />~ /socgen/trunk/tools/sys/gen_child_filelist<br />~ /socgen/trunk/tools/sys/gen_elab_child_filelist<br />~ /socgen/trunk/tools/sys/soc_link_child<br />~ /socgen/trunk/tools/sys/workspace<br />~ /socgen/trunk/tools/verilog/elab_config_verilog<br />~ /socgen/trunk/tools/verilog/elab_verilog<br />- /socgen/trunk/tools/verilog/gen_auxiliary<br />~ /socgen/trunk/tools/verilog/gen_design<br />~ /socgen/trunk/tools/verilog/gen_elab_verilog<br />~ /socgen/trunk/tools/verilog/gen_elab_verilogLib<br />~ /socgen/trunk/tools/verilog/gen_instance_roots<br />~ /socgen/trunk/tools/verilog/gen_ports<br />~ /socgen/trunk/tools/verilog/gen_root<br />~ /socgen/trunk/tools/verilog/gen_signals<br />~ /socgen/trunk/tools/verilog/gen_tb<br />~ /socgen/trunk/tools/verilog/gen_testbench<br />~ /socgen/trunk/tools/verilog/gen_verilog<br />~ /socgen/trunk/tools/verilog/gen_verilogLib<br />~ /socgen/trunk/tools/verilog/gen_vhdl<br />~ /socgen/trunk/tools/verilog/read_elab<br />~ /socgen/trunk/tools/verilog/read_ports<br />~ /socgen/trunk/tools/verilog/trace_bus<br />+ /socgen/trunk/tools/yosys<br />+ /socgen/trunk/tools/yosys/cells.lib<br />+ /socgen/trunk/tools/yosys/T6502_def_tb.YOSYS<br />+ /socgen/trunk/tools/yosys/yosys.txt<br />+ /socgen/trunk/tools/yosys/yosys_manual.pdf<br />+ /socgen/trunk/tools/yosys/yosys_presentation.pdf<br />~ /socgen/trunk/tools/yp/clean<br />+ /socgen/trunk/tools/yp/Create_YP<br />~ /socgen/trunk/tools/yp/create_yp<br />~ /socgen/trunk/tools/yp/lib.pm<br />~ /socgen/trunk/tools/yp/read_db<br />~ /socgen/trunk/workspace.xml<br />
jt_eaton
Tue, 01 Nov 2016 19:03:14 +0100
https://opencores.org/websvn//websvn/revision?repname=socgen&path=%2Fsocgen%2Ftrunk%2Fcommon%2Fopencores.org%2FTestbench%2Fdoc%2Fpng%2F&rev=135
© copyright 1999-2026
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.