URL
https://opencores.org/ocsvn/ethmac/ethmac/trunk
Error creating feed file, please check write permissions.
ethmac
WebSVN RSS feed - ethmac
https://opencores.org/websvn//websvn/listing?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_15%2Fbench%2F&
Thu, 28 Mar 2024 11:31:54 +0100
FeedCreator 1.7.2
-
...
https://opencores.org/websvn//websvn/revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_15%2Fbench%2F&rev=338
<div><strong>Rev 338 - root</strong> (2 file(s) modified)</div><div>...</div>- /ethernet<br />+ /ethmac<br />
root
Tue, 05 May 2009 15:18:25 +0100
https://opencores.org/websvn//websvn/revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_15%2Fbench%2F&rev=338
-
New directory structure.
https://opencores.org/websvn//websvn/revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_15%2Fbench%2F&rev=335
<div><strong>Rev 335 - root</strong> (8 file(s) modified)</div><div>New directory structure.</div>- /branches<br />+ /ethernet<br />+ /ethernet/branches<br />+ /ethernet/tags<br />+ /ethernet/trunk<br />+ /ethernet/web_uploads<br />- /tags<br />- /trunk<br />
root
Mon, 09 Mar 2009 10:03:10 +0100
https://opencores.org/websvn//websvn/revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_15%2Fbench%2F&rev=335
-
This commit was manufactured by cvs2svn to create tag 'rel_15'.
https://opencores.org/websvn//websvn/revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_15%2Fbench%2F&rev=273
<div><strong>Rev 273 - </strong> (1 file(s) modified)</div><div>This commit was manufactured by cvs2svn to create tag 'rel_15'.</div>+ /tags/rel_15<br />
Wed, 22 Jan 2003 13:49:27 +0100
https://opencores.org/websvn//websvn/revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_15%2Fbench%2F&rev=273
-
Full duplex control frames tested.
https://opencores.org/websvn//websvn/revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_15%2Fbench%2F&rev=267
<div><strong>Rev 267 - mohor</strong> (1 file(s) modified)</div><div>Full duplex control frames tested.</div>~ /trunk/bench/verilog/tb_ethernet.v<br />
mohor
Wed, 27 Nov 2002 16:21:55 +0100
https://opencores.org/websvn//websvn/revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_15%2Fbench%2F&rev=267
-
Flow control test almost finished.
https://opencores.org/websvn//websvn/revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_15%2Fbench%2F&rev=266
<div><strong>Rev 266 - mohor</strong> (1 file(s) modified)</div><div>Flow control test almost finished.</div>~ /trunk/bench/verilog/tb_ethernet.v<br />
mohor
Fri, 22 Nov 2002 17:29:42 +0100
https://opencores.org/websvn//websvn/revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_15%2Fbench%2F&rev=266
-
test_mac_full_duplex_flow_control tests pretty much finished.
TEST 0: INSERT CONTROL FRM. WHILE ...
https://opencores.org/websvn//websvn/revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_15%2Fbench%2F&rev=263
<div><strong>Rev 263 - mohor</strong> (1 file(s) modified)</div><div>test_mac_full_duplex_flow_control tests pretty much finished.<br />
TEST 0: INSERT CONTROL FRM. WHILE ...</div>~ /trunk/bench/verilog/tb_ethernet.v<br />
mohor
Fri, 22 Nov 2002 02:12:16 +0100
https://opencores.org/websvn//websvn/revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_15%2Fbench%2F&rev=263
-
test_mac_full_duplex_flow test 0 finished. Sending the control (PAUSE) frame
finished.
https://opencores.org/websvn//websvn/revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_15%2Fbench%2F&rev=260
<div><strong>Rev 260 - mohor</strong> (1 file(s) modified)</div><div>test_mac_full_duplex_flow test 0 finished. Sending the control (PAUSE) frame<br />
finished.</div>~ /trunk/bench/verilog/tb_ethernet.v<br />
mohor
Thu, 21 Nov 2002 13:56:50 +0100
https://opencores.org/websvn//websvn/revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_15%2Fbench%2F&rev=260
-
Temp version.
https://opencores.org/websvn//websvn/revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_15%2Fbench%2F&rev=254
<div><strong>Rev 254 - mohor</strong> (2 file(s) modified)</div><div>Temp version.</div>~ /trunk/bench/verilog/tb_ethernet.v<br />~ /trunk/bench/verilog/tb_eth_defines.v<br />
mohor
Tue, 19 Nov 2002 20:27:46 +0100
https://opencores.org/websvn//websvn/revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_15%2Fbench%2F&rev=254
-
Just some updates.
https://opencores.org/websvn//websvn/revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_15%2Fbench%2F&rev=252
<div><strong>Rev 252 - tadejm</strong> (1 file(s) modified)</div><div>Just some updates.</div>~ /trunk/bench/verilog/tb_ethernet.v<br />
tadejm
Tue, 19 Nov 2002 17:41:19 +0100
https://opencores.org/websvn//websvn/revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_15%2Fbench%2F&rev=252
-
Late collision is not reported any more.
https://opencores.org/websvn//websvn/revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_15%2Fbench%2F&rev=243
<div><strong>Rev 243 - tadejm</strong> (1 file(s) modified)</div><div>Late collision is not reported any more.</div>~ /trunk/bench/verilog/tb_ethernet.v<br />
tadejm
Thu, 14 Nov 2002 13:12:47 +0100
https://opencores.org/websvn//websvn/revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_15%2Fbench%2F&rev=243
-
Changed BIST scan signals.
https://opencores.org/websvn//websvn/revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_15%2Fbench%2F&rev=227
<div><strong>Rev 227 - tadejm</strong> (5 file(s) modified)</div><div>Changed BIST scan signals.</div>~ /trunk/bench/verilog/tb_ethernet.v<br />~ /trunk/bench/verilog/tb_ethernet_with_cop.v<br />~ /trunk/rtl/verilog/eth_spram_256x32.v<br />~ /trunk/rtl/verilog/eth_top.v<br />~ /trunk/rtl/verilog/eth_wishbone.v<br />
tadejm
Fri, 18 Oct 2002 17:04:20 +0100
https://opencores.org/websvn//websvn/revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_15%2Fbench%2F&rev=227
-
Some code changed due to bug fixes.
https://opencores.org/websvn//websvn/revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_15%2Fbench%2F&rev=223
<div><strong>Rev 223 - tadejm</strong> (2 file(s) modified)</div><div>Some code changed due to bug fixes.</div>~ /trunk/bench/verilog/eth_phy.v<br />~ /trunk/bench/verilog/tb_ethernet.v<br />
tadejm
Fri, 18 Oct 2002 13:58:22 +0100
https://opencores.org/websvn//websvn/revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_15%2Fbench%2F&rev=223
-
Bist signals added.
https://opencores.org/websvn//websvn/revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_15%2Fbench%2F&rev=216
<div><strong>Rev 216 - mohor</strong> (1 file(s) modified)</div><div>Bist signals added.</div>~ /trunk/bench/verilog/tb_ethernet_with_cop.v<br />
mohor
Fri, 11 Oct 2002 13:29:28 +0100
https://opencores.org/websvn//websvn/revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_15%2Fbench%2F&rev=216
-
Just back-up; not completed testbench and some testcases are not
wotking ...
https://opencores.org/websvn//websvn/revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_15%2Fbench%2F&rev=209
<div><strong>Rev 209 - tadejm</strong> (4 file(s) modified)</div><div>Just back-up; not completed testbench and some testcases are not<br />
wotking ...</div>~ /trunk/bench/verilog/eth_phy.v<br />~ /trunk/bench/verilog/tb_ethernet.v<br />~ /trunk/bench/verilog/tb_eth_defines.v<br />~ /trunk/bench/verilog/wb_bus_mon.v<br />
tadejm
Wed, 09 Oct 2002 13:16:51 +0100
https://opencores.org/websvn//websvn/revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_15%2Fbench%2F&rev=209
-
Full duplex tests modified and testbench bug repaired.
https://opencores.org/websvn//websvn/revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_15%2Fbench%2F&rev=194
<div><strong>Rev 194 - tadej</strong> (1 file(s) modified)</div><div>Full duplex tests modified and testbench bug repaired.</div>~ /trunk/bench/verilog/tb_ethernet.v<br />
tadej
Fri, 20 Sep 2002 14:29:12 +0100
https://opencores.org/websvn//websvn/revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_15%2Fbench%2F&rev=194
-
Some additional reports added
https://opencores.org/websvn//websvn/revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_15%2Fbench%2F&rev=192
<div><strong>Rev 192 - tadej</strong> (1 file(s) modified)</div><div>Some additional reports added</div>~ /trunk/bench/verilog/tb_ethernet.v<br />
tadej
Wed, 18 Sep 2002 17:56:38 +0100
https://opencores.org/websvn//websvn/revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_15%2Fbench%2F&rev=192
-
Bug repaired in eth_phy device
https://opencores.org/websvn//websvn/revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_15%2Fbench%2F&rev=191
<div><strong>Rev 191 - tadej</strong> (1 file(s) modified)</div><div>Bug repaired in eth_phy device</div>~ /trunk/bench/verilog/eth_phy.v<br />
tadej
Wed, 18 Sep 2002 17:55:08 +0100
https://opencores.org/websvn//websvn/revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_15%2Fbench%2F&rev=191
-
Simple testbench that includes eth_cop, eth_host and eth_memory modules.
This testbench ...
https://opencores.org/websvn//websvn/revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_15%2Fbench%2F&rev=189
<div><strong>Rev 189 - mohor</strong> (1 file(s) modified)</div><div>Simple testbench that includes eth_cop, eth_host and eth_memory modules.<br />
This testbench ...</div>+ /trunk/bench/verilog/tb_ethernet_with_cop.v<br />
mohor
Wed, 18 Sep 2002 16:40:40 +0100
https://opencores.org/websvn//websvn/revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_15%2Fbench%2F&rev=189
-
PHY changed.
https://opencores.org/websvn//websvn/revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_15%2Fbench%2F&rev=188
<div><strong>Rev 188 - tadej</strong> (1 file(s) modified)</div><div>PHY changed.</div>~ /trunk/bench/verilog/eth_phy.v<br />
tadej
Tue, 17 Sep 2002 20:06:12 +0100
https://opencores.org/websvn//websvn/revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_15%2Fbench%2F&rev=188
-
Full duplex test improved.
https://opencores.org/websvn//websvn/revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_15%2Fbench%2F&rev=182
<div><strong>Rev 182 - tadej</strong> (1 file(s) modified)</div><div>Full duplex test improved.</div>~ /trunk/bench/verilog/tb_ethernet.v<br />
tadej
Mon, 16 Sep 2002 17:53:49 +0100
https://opencores.org/websvn//websvn/revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_15%2Fbench%2F&rev=182
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.