OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Error creating feed file, please check write permissions.
ethmac WebSVN RSS feed - ethmac https://opencores.org/websvn//websvn/listing?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_19%2Frtl%2Fverilog%2F& Thu, 28 Mar 2024 20:16:20 +0100 FeedCreator 1.7.2 ... https://opencores.org/websvn//websvn/revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_19%2Frtl%2Fverilog%2F&rev=338 <div><strong>Rev 338 - root</strong> (2 file(s) modified)</div><div>...</div>- /ethernet<br />+ /ethmac<br /> root Tue, 05 May 2009 15:18:25 +0100 https://opencores.org/websvn//websvn/revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_19%2Frtl%2Fverilog%2F&rev=338 New directory structure. https://opencores.org/websvn//websvn/revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_19%2Frtl%2Fverilog%2F&rev=335 <div><strong>Rev 335 - root</strong> (8 file(s) modified)</div><div>New directory structure.</div>- /branches<br />+ /ethernet<br />+ /ethernet/branches<br />+ /ethernet/tags<br />+ /ethernet/trunk<br />+ /ethernet/web_uploads<br />- /tags<br />- /trunk<br /> root Mon, 09 Mar 2009 10:03:10 +0100 https://opencores.org/websvn//websvn/revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_19%2Frtl%2Fverilog%2F&rev=335 This commit was manufactured by cvs2svn to create tag 'rel_19'. https://opencores.org/websvn//websvn/revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_19%2Frtl%2Fverilog%2F&rev=296 <div><strong>Rev 296 - </strong> (1 file(s) modified)</div><div>This commit was manufactured by cvs2svn to create tag 'rel_19'.</div>+ /tags/rel_19<br /> Wed, 13 Aug 2003 13:41:57 +0100 https://opencores.org/websvn//websvn/revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_19%2Frtl%2Fverilog%2F&rev=296 This file was not part of the RTL before, but ... https://opencores.org/websvn//websvn/revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_19%2Frtl%2Fverilog%2F&rev=288 <div><strong>Rev 288 - simons</strong> (1 file(s) modified)</div><div>This file was not part of the RTL before, but ...</div>+ /trunk/rtl/verilog/xilinx_dist_ram_16x32.v<br /> simons Wed, 09 Jul 2003 14:53:07 +0100 https://opencores.org/websvn//websvn/revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_19%2Frtl%2Fverilog%2F&rev=288 Define file in eth_cop.v is changed to eth_defines.v. Some defines ... https://opencores.org/websvn//websvn/revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_19%2Frtl%2Fverilog%2F&rev=286 <div><strong>Rev 286 - mohor</strong> (3 file(s) modified)</div><div>Define file in eth_cop.v is changed to eth_defines.v. Some defines ...</div>~ /trunk/bench/verilog/tb_eth_defines.v<br />~ /trunk/rtl/verilog/eth_cop.v<br />~ /trunk/rtl/verilog/eth_defines.v<br /> mohor Fri, 13 Jun 2003 11:55:37 +0100 https://opencores.org/websvn//websvn/revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_19%2Frtl%2Fverilog%2F&rev=286 Binary operator used instead of unary (xnor). https://opencores.org/websvn//websvn/revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_19%2Frtl%2Fverilog%2F&rev=285 <div><strong>Rev 285 - mohor</strong> (1 file(s) modified)</div><div>Binary operator used instead of unary (xnor).</div>~ /trunk/rtl/verilog/eth_random.v<br /> mohor Fri, 13 Jun 2003 11:26:08 +0100 https://opencores.org/websvn//websvn/revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_19%2Frtl%2Fverilog%2F&rev=285 Busy was set 2 cycles too late. Reported by Dennis ... https://opencores.org/websvn//websvn/revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_19%2Frtl%2Fverilog%2F&rev=284 <div><strong>Rev 284 - mohor</strong> (1 file(s) modified)</div><div>Busy was set 2 cycles too late. Reported by Dennis ...</div>~ /trunk/rtl/verilog/eth_miim.v<br /> mohor Fri, 16 May 2003 10:08:27 +0100 https://opencores.org/websvn//websvn/revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_19%2Frtl%2Fverilog%2F&rev=284 RxBDAddress was updated also when value to r_TxBDNum was written ... https://opencores.org/websvn//websvn/revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_19%2Frtl%2Fverilog%2F&rev=283 <div><strong>Rev 283 - mohor</strong> (1 file(s) modified)</div><div>RxBDAddress was updated also when value to r_TxBDNum was written ...</div>~ /trunk/rtl/verilog/eth_registers.v<br /> mohor Fri, 18 Apr 2003 16:26:25 +0100 https://opencores.org/websvn//websvn/revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_19%2Frtl%2Fverilog%2F&rev=283 Reset has priority in some flipflops. https://opencores.org/websvn//websvn/revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_19%2Frtl%2Fverilog%2F&rev=280 <div><strong>Rev 280 - mohor</strong> (1 file(s) modified)</div><div>Reset has priority in some flipflops.</div>~ /trunk/rtl/verilog/eth_wishbone.v<br /> mohor Thu, 30 Jan 2003 14:51:31 +0100 https://opencores.org/websvn//websvn/revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_19%2Frtl%2Fverilog%2F&rev=280 A new bug (entered with previous update) fixed. When abort ... https://opencores.org/websvn//websvn/revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_19%2Frtl%2Fverilog%2F&rev=278 <div><strong>Rev 278 - mohor</strong> (1 file(s) modified)</div><div>A new bug (entered with previous update) fixed. When abort ...</div>~ /trunk/rtl/verilog/eth_wishbone.v<br /> mohor Thu, 30 Jan 2003 13:36:22 +0100 https://opencores.org/websvn//websvn/revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_19%2Frtl%2Fverilog%2F&rev=278 When padding was enabled and crc disabled, frame was not ... https://opencores.org/websvn//websvn/revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_19%2Frtl%2Fverilog%2F&rev=277 <div><strong>Rev 277 - mohor</strong> (1 file(s) modified)</div><div>When padding was enabled and crc disabled, frame was not ...</div>~ /trunk/rtl/verilog/eth_txethmac.v<br /> mohor Thu, 30 Jan 2003 13:33:24 +0100 https://opencores.org/websvn//websvn/revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_19%2Frtl%2Fverilog%2F&rev=277 Defer indication changed. https://opencores.org/websvn//websvn/revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_19%2Frtl%2Fverilog%2F&rev=276 <div><strong>Rev 276 - tadejm</strong> (3 file(s) modified)</div><div>Defer indication changed.</div>~ /trunk/rtl/verilog/eth_macstatus.v<br />~ /trunk/rtl/verilog/eth_top.v<br />~ /trunk/rtl/verilog/eth_txstatem.v<br /> tadejm Thu, 30 Jan 2003 13:30:22 +0100 https://opencores.org/websvn//websvn/revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_19%2Frtl%2Fverilog%2F&rev=276 Fix MTxErr or prevent sending too big frames. https://opencores.org/websvn//websvn/revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_19%2Frtl%2Fverilog%2F&rev=275 <div><strong>Rev 275 - mohor</strong> (1 file(s) modified)</div><div>Fix MTxErr or prevent sending too big frames.</div>~ /trunk/rtl/verilog/TODO<br /> mohor Thu, 23 Jan 2003 09:14:12 +0100 https://opencores.org/websvn//websvn/revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_19%2Frtl%2Fverilog%2F&rev=275 When control packets were received, they were ignored in some ... https://opencores.org/websvn//websvn/revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_19%2Frtl%2Fverilog%2F&rev=272 <div><strong>Rev 272 - tadejm</strong> (4 file(s) modified)</div><div>When control packets were received, they were ignored in some ...</div>~ /trunk/rtl/verilog/eth_maccontrol.v<br />~ /trunk/rtl/verilog/eth_receivecontrol.v<br />~ /trunk/rtl/verilog/eth_top.v<br />~ /trunk/rtl/verilog/eth_wishbone.v<br /> tadejm Wed, 22 Jan 2003 13:49:26 +0100 https://opencores.org/websvn//websvn/revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_19%2Frtl%2Fverilog%2F&rev=272 When receiving normal data frame and RxFlow control was switched ... https://opencores.org/websvn//websvn/revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_19%2Frtl%2Fverilog%2F&rev=270 <div><strong>Rev 270 - mohor</strong> (2 file(s) modified)</div><div>When receiving normal data frame and RxFlow control was switched ...</div>~ /trunk/rtl/verilog/eth_top.v<br />~ /trunk/rtl/verilog/eth_wishbone.v<br /> mohor Tue, 21 Jan 2003 12:09:40 +0100 https://opencores.org/websvn//websvn/revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_19%2Frtl%2Fverilog%2F&rev=270 When in full duplex, transmit was sometimes blocked. Fixed. https://opencores.org/websvn//websvn/revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_19%2Frtl%2Fverilog%2F&rev=269 <div><strong>Rev 269 - mohor</strong> (1 file(s) modified)</div><div>When in full duplex, transmit was sometimes blocked. Fixed.</div>~ /trunk/rtl/verilog/eth_wishbone.v<br /> mohor Mon, 20 Jan 2003 12:05:26 +0100 https://opencores.org/websvn//websvn/revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_19%2Frtl%2Fverilog%2F&rev=269 Registers RxStatusWrite_rck and RxStatusWriteLatched were not used anywhere. Removed. https://opencores.org/websvn//websvn/revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_19%2Frtl%2Fverilog%2F&rev=264 <div><strong>Rev 264 - mohor</strong> (1 file(s) modified)</div><div>Registers RxStatusWrite_rck and RxStatusWriteLatched were not used<br /> anywhere. Removed.</div>~ /trunk/rtl/verilog/eth_wishbone.v<br /> mohor Fri, 22 Nov 2002 13:26:21 +0100 https://opencores.org/websvn//websvn/revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_19%2Frtl%2Fverilog%2F&rev=264 Rx Flow control fixed. CF flag added to the RX ... https://opencores.org/websvn//websvn/revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_19%2Frtl%2Fverilog%2F&rev=261 <div><strong>Rev 261 - mohor</strong> (8 file(s) modified)</div><div>Rx Flow control fixed. CF flag added to the RX ...</div>~ /trunk/rtl/verilog/eth_maccontrol.v<br />~ /trunk/rtl/verilog/eth_macstatus.v<br />~ /trunk/rtl/verilog/eth_receivecontrol.v<br />~ /trunk/rtl/verilog/eth_registers.v<br />~ /trunk/rtl/verilog/eth_rxaddrcheck.v<br />~ /trunk/rtl/verilog/eth_rxethmac.v<br />~ /trunk/rtl/verilog/eth_top.v<br />~ /trunk/rtl/verilog/eth_wishbone.v<br /> mohor Fri, 22 Nov 2002 01:57:06 +0100 https://opencores.org/websvn//websvn/revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_19%2Frtl%2Fverilog%2F&rev=261 In loopback rx_clk is not looped back. Possible CRC error. ... https://opencores.org/websvn//websvn/revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_19%2Frtl%2Fverilog%2F&rev=259 <div><strong>Rev 259 - mohor</strong> (1 file(s) modified)</div><div>In loopback rx_clk is not looped back. Possible CRC error. ...</div>~ /trunk/rtl/verilog/TODO<br /> mohor Thu, 21 Nov 2002 00:33:32 +0100 https://opencores.org/websvn//websvn/revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_19%2Frtl%2Fverilog%2F&rev=259 When TxUsedData and CtrlMux occur at the same time, byte ... https://opencores.org/websvn//websvn/revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_19%2Frtl%2Fverilog%2F&rev=257 <div><strong>Rev 257 - mohor</strong> (1 file(s) modified)</div><div>When TxUsedData and CtrlMux occur at the same time, byte ...</div>~ /trunk/rtl/verilog/eth_transmitcontrol.v<br /> mohor Thu, 21 Nov 2002 00:16:14 +0100 https://opencores.org/websvn//websvn/revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_19%2Frtl%2Fverilog%2F&rev=257
© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.