URL
https://opencores.org/ocsvn/ft816float/ft816float/trunk
Error creating feed file, please check write permissions.
ft816float
WebSVN RSS feed - ft816float
https://opencores.org/websvn//websvn/listing?repname=ft816float&path=%2Fft816float%2Ftrunk%2F&
Wed, 13 May 2026 06:12:30 +0100
FeedCreator 1.7.2
-
- latency 10 addsub
https://opencores.org/websvn//websvn/revision?repname=ft816float&path=%2Fft816float%2Ftrunk%2F&rev=19
<div><strong>Rev 19 - robfinch</strong> (5 file(s) modified)</div><div>- latency 10 addsub</div>+ /ft816float/trunk/rtl/verilog/fpAddsub_L10.v<br />+ /ft816float/trunk/test_bench/fpAddsub_L10d_tb.v<br />+ /ft816float/trunk/test_bench/fpAddsub_L10_tb.v<br />+ /ft816float/trunk/test_bench/fpAddsub_L10_tvdo.txt<br />+ /ft816float/trunk/test_bench/fpAddsub_L10_tvo.txt<br />
robfinch
Sun, 09 Jun 2019 15:44:15 +0100
https://opencores.org/websvn//websvn/revision?repname=ft816float&path=%2Fft816float%2Ftrunk%2F&rev=19
-
- sigmoid function
https://opencores.org/websvn//websvn/revision?repname=ft816float&path=%2Fft816float%2Ftrunk%2F&rev=18
<div><strong>Rev 18 - robfinch</strong> (1 file(s) modified)</div><div>- sigmoid function</div>+ /ft816float/trunk/rtl/verilog/fpSigmoid.v<br />
robfinch
Fri, 07 Jun 2019 21:37:52 +0100
https://opencores.org/websvn//websvn/revision?repname=ft816float&path=%2Fft816float%2Ftrunk%2F&rev=18
-
- added reciprocal square root estimate
https://opencores.org/websvn//websvn/revision?repname=ft816float&path=%2Fft816float%2Ftrunk%2F&rev=17
<div><strong>Rev 17 - robfinch</strong> (5 file(s) modified)</div><div>- added reciprocal square root estimate</div>+ /ft816float/trunk/test_bench<br />+ /ft816float/trunk/test_bench/fpRsqrte_tb.sv<br />+ /ft816float/trunk/test_bench/fpRsqrte_tv.txt<br />+ /ft816float/trunk/test_bench/fpRsqrte_tvo.txt<br />+ /ft816float/trunk/test_bench/fpSigmoid_tb.sv<br />
robfinch
Fri, 07 Jun 2019 21:36:55 +0100
https://opencores.org/websvn//websvn/revision?repname=ft816float&path=%2Fft816float%2Ftrunk%2F&rev=17
-
- added reciprocal square root estimate
https://opencores.org/websvn//websvn/revision?repname=ft816float&path=%2Fft816float%2Ftrunk%2F&rev=16
<div><strong>Rev 16 - robfinch</strong> (4 file(s) modified)</div><div>- added reciprocal square root estimate</div>+ /ft816float/trunk/rtl/verilog/F32ToF80.v<br />+ /ft816float/trunk/rtl/verilog/F80ToF32.v<br />+ /ft816float/trunk/rtl/verilog/fpRsqrte.sv<br />+ /ft816float/trunk/rtl/verilog/fp_defines.v<br />
robfinch
Fri, 07 Jun 2019 21:36:36 +0100
https://opencores.org/websvn//websvn/revision?repname=ft816float&path=%2Fft816float%2Ftrunk%2F&rev=16
-
- added reciprocal estimate
https://opencores.org/websvn//websvn/revision?repname=ft816float&path=%2Fft816float%2Ftrunk%2F&rev=15
<div><strong>Rev 15 - robfinch</strong> (4 file(s) modified)</div><div>- added reciprocal estimate</div>+ /ft816float/trunk/rtl/verilog/fpRes.sv<br />+ /ft816float/trunk/rtl/verilog/fpRes_tb.v<br />+ /ft816float/trunk/rtl/verilog/fpRes_tv.txt<br />+ /ft816float/trunk/rtl/verilog/fpRes_tvo.txt<br />
robfinch
Thu, 06 Jun 2019 09:36:47 +0100
https://opencores.org/websvn//websvn/revision?repname=ft816float&path=%2Fft816float%2Ftrunk%2F&rev=15
-
- added Goldschmidt divider
https://opencores.org/websvn//websvn/revision?repname=ft816float&path=%2Fft816float%2Ftrunk%2F&rev=14
<div><strong>Rev 14 - robfinch</strong> (7 file(s) modified)</div><div>- added Goldschmidt divider</div>+ /ft816float/trunk/rtl/verilog/DivGoldschmidt.v<br />~ /ft816float/trunk/rtl/verilog/fpDiv.v<br />+ /ft816float/trunk/rtl/verilog/fpDiv_gstvd.txt<br />+ /ft816float/trunk/rtl/verilog/fpDiv_gstvdo.txt<br />+ /ft816float/trunk/rtl/verilog/fpDiv_gstvo.txt<br />~ /ft816float/trunk/rtl/verilog/fpDiv_tb.v<br />~ /ft816float/trunk/rtl/verilog/fpNormalize.v<br />
robfinch
Wed, 10 Oct 2018 11:45:39 +0100
https://opencores.org/websvn//websvn/revision?repname=ft816float&path=%2Fft816float%2Ftrunk%2F&rev=14
-
- fix sticky bit position
https://opencores.org/websvn//websvn/revision?repname=ft816float&path=%2Fft816float%2Ftrunk%2F&rev=13
<div><strong>Rev 13 - robfinch</strong> (8 file(s) modified)</div><div>- fix sticky bit position</div>~ /ft816float/trunk/rtl/verilog/fpAddsub_tvo.txt<br />~ /ft816float/trunk/rtl/verilog/fpDiv.v<br />~ /ft816float/trunk/rtl/verilog/fpDiv_tvdo.txt<br />~ /ft816float/trunk/rtl/verilog/fpDiv_tvo.txt<br />~ /ft816float/trunk/rtl/verilog/fpMul_tvdo.txt<br />~ /ft816float/trunk/rtl/verilog/fpMul_tvo.txt<br />~ /ft816float/trunk/rtl/verilog/fpNormalize.v<br />~ /ft816float/trunk/rtl/verilog/fpRound.v<br />
robfinch
Fri, 09 Feb 2018 10:10:45 +0100
https://opencores.org/websvn//websvn/revision?repname=ft816float&path=%2Fft816float%2Ftrunk%2F&rev=13
-
- added square root
https://opencores.org/websvn//websvn/revision?repname=ft816float&path=%2Fft816float%2Ftrunk%2F&rev=12
<div><strong>Rev 12 - robfinch</strong> (12 file(s) modified)</div><div>- added square root</div>+ /ft816float/trunk/rtl/verilog/fpDiv_tvd.txt<br />+ /ft816float/trunk/rtl/verilog/fpDiv_tvdo.txt<br />+ /ft816float/trunk/rtl/verilog/fpMul_tvd.txt<br />+ /ft816float/trunk/rtl/verilog/fpMul_tvdo.txt<br />~ /ft816float/trunk/rtl/verilog/fpNormalize.v<br />+ /ft816float/trunk/rtl/verilog/fpSqrt.v<br />+ /ft816float/trunk/rtl/verilog/fpSqrt_tb.v<br />+ /ft816float/trunk/rtl/verilog/fpSqrt_tv.txt<br />+ /ft816float/trunk/rtl/verilog/fpSqrt_tvd.txt<br />+ /ft816float/trunk/rtl/verilog/fpSqrt_tvdo.txt<br />+ /ft816float/trunk/rtl/verilog/fpSqrt_tvo.txt<br />+ /ft816float/trunk/rtl/verilog/isqrt.v<br />
robfinch
Wed, 07 Feb 2018 19:30:38 +0100
https://opencores.org/websvn//websvn/revision?repname=ft816float&path=%2Fft816float%2Ftrunk%2F&rev=12
-
- fix multiply NaN
https://opencores.org/websvn//websvn/revision?repname=ft816float&path=%2Fft816float%2Ftrunk%2F&rev=11
<div><strong>Rev 11 - robfinch</strong> (8 file(s) modified)</div><div>- fix multiply NaN</div>~ /ft816float/trunk/rtl/verilog/fpDiv_tb.v<br />~ /ft816float/trunk/rtl/verilog/fpDiv_tv.txt<br />~ /ft816float/trunk/rtl/verilog/fpDiv_tvo.txt<br />~ /ft816float/trunk/rtl/verilog/fpMul.v<br />~ /ft816float/trunk/rtl/verilog/fpMul_tb.v<br />~ /ft816float/trunk/rtl/verilog/fpMul_tv.txt<br />~ /ft816float/trunk/rtl/verilog/fpMul_tvo.txt<br />~ /ft816float/trunk/rtl/verilog/fpNormalize.v<br />
robfinch
Mon, 05 Feb 2018 20:07:51 +0100
https://opencores.org/websvn//websvn/revision?repname=ft816float&path=%2Fft816float%2Ftrunk%2F&rev=11
-
- fp updated
- test benches and vectors
https://opencores.org/websvn//websvn/revision?repname=ft816float&path=%2Fft816float%2Ftrunk%2F&rev=10
<div><strong>Rev 10 - robfinch</strong> (17 file(s) modified)</div><div>- fp updated<br />
- test benches and vectors</div>~ /ft816float/trunk/rtl/verilog/fpAddsub.v<br />+ /ft816float/trunk/rtl/verilog/fpAddsub_tb.v<br />+ /ft816float/trunk/rtl/verilog/fpAddsub_tv.txt<br />+ /ft816float/trunk/rtl/verilog/fpAddsub_tvo.txt<br />~ /ft816float/trunk/rtl/verilog/fpDiv.v<br />~ /ft816float/trunk/rtl/verilog/fpdivr8.v<br />+ /ft816float/trunk/rtl/verilog/fpdivr8_tb.v<br />+ /ft816float/trunk/rtl/verilog/fpDiv_tb.v<br />+ /ft816float/trunk/rtl/verilog/fpDiv_tv.txt<br />+ /ft816float/trunk/rtl/verilog/fpDiv_tvo.txt<br />~ /ft816float/trunk/rtl/verilog/fpMul.v<br />+ /ft816float/trunk/rtl/verilog/fpMul_tb.v<br />+ /ft816float/trunk/rtl/verilog/fpMul_tv.txt<br />+ /ft816float/trunk/rtl/verilog/fpMul_tvo.txt<br />~ /ft816float/trunk/rtl/verilog/fpNormalize.v<br />~ /ft816float/trunk/rtl/verilog/fpRound.v<br />~ /ft816float/trunk/rtl/verilog/fpUnit.v<br />
robfinch
Mon, 05 Feb 2018 08:43:30 +0100
https://opencores.org/websvn//websvn/revision?repname=ft816float&path=%2Fft816float%2Ftrunk%2F&rev=10
-
- added sample FP unit
https://opencores.org/websvn//websvn/revision?repname=ft816float&path=%2Fft816float%2Ftrunk%2F&rev=9
<div><strong>Rev 9 - robfinch</strong> (3 file(s) modified)</div><div>- added sample FP unit</div>+ /ft816float/trunk/rtl/verilog/fpLOOUnit.v<br />+ /ft816float/trunk/rtl/verilog/fpUnit.v<br />+ /ft816float/trunk/rtl/verilog/fpZLUnit.v<br />
robfinch
Fri, 09 Dec 2016 08:45:56 +0100
https://opencores.org/websvn//websvn/revision?repname=ft816float&path=%2Fft816float%2Ftrunk%2F&rev=9
-
Updated better support for 80 bit / 128 bit ops
https://opencores.org/websvn//websvn/revision?repname=ft816float&path=%2Fft816float%2Ftrunk%2F&rev=8
<div><strong>Rev 8 - robfinch</strong> (11 file(s) modified)</div><div>Updated better support for 80 bit / 128 bit ops</div>+ /ft816float/trunk/rtl/verilog/f2i.v<br />~ /ft816float/trunk/rtl/verilog/fpAddsub.v<br />+ /ft816float/trunk/rtl/verilog/fpDecompReg.v<br />~ /ft816float/trunk/rtl/verilog/fpDiv.v<br />+ /ft816float/trunk/rtl/verilog/fpdivr8.v<br />~ /ft816float/trunk/rtl/verilog/fpMul.v<br />~ /ft816float/trunk/rtl/verilog/fpNormalize.v<br />~ /ft816float/trunk/rtl/verilog/fpRound.v<br />+ /ft816float/trunk/rtl/verilog/fp_cmp_unit.v<br />+ /ft816float/trunk/rtl/verilog/fp_decomp.v<br />+ /ft816float/trunk/rtl/verilog/i2f.v<br />
robfinch
Fri, 09 Dec 2016 08:39:21 +0100
https://opencores.org/websvn//websvn/revision?repname=ft816float&path=%2Fft816float%2Ftrunk%2F&rev=8
-
adding missing reduction or function
https://opencores.org/websvn//websvn/revision?repname=ft816float&path=%2Fft816float%2Ftrunk%2F&rev=7
<div><strong>Rev 7 - robfinch</strong> (1 file(s) modified)</div><div>adding missing reduction or function</div>+ /ft816float/trunk/rtl/verilog/lib/redor64.v<br />
robfinch
Sun, 10 Jul 2016 23:21:26 +0100
https://opencores.org/websvn//websvn/revision?repname=ft816float&path=%2Fft816float%2Ftrunk%2F&rev=7
-
added more fp ops
https://opencores.org/websvn//websvn/revision?repname=ft816float&path=%2Fft816float%2Ftrunk%2F&rev=6
<div><strong>Rev 6 - robfinch</strong> (8 file(s) modified)</div><div>added more fp ops</div>+ /ft816float/trunk/rtl/verilog/fpAddsub.v<br />+ /ft816float/trunk/rtl/verilog/fpCompare.v<br />+ /ft816float/trunk/rtl/verilog/fpDecompose.v<br />+ /ft816float/trunk/rtl/verilog/fpDiv.v<br />+ /ft816float/trunk/rtl/verilog/fpdivr2.v<br />+ /ft816float/trunk/rtl/verilog/fpMul.v<br />+ /ft816float/trunk/rtl/verilog/fpNormalize.v<br />+ /ft816float/trunk/rtl/verilog/fpRound.v<br />
robfinch
Sat, 26 Mar 2016 16:37:46 +0100
https://opencores.org/websvn//websvn/revision?repname=ft816float&path=%2Fft816float%2Ftrunk%2F&rev=6
-
added floattoint inttofloat
https://opencores.org/websvn//websvn/revision?repname=ft816float&path=%2Fft816float%2Ftrunk%2F&rev=5
<div><strong>Rev 5 - robfinch</strong> (5 file(s) modified)</div><div>added floattoint inttofloat</div>+ /ft816float/trunk/rtl/verilog/FloatToInt.v<br />+ /ft816float/trunk/rtl/verilog/IntToFloat.v<br />+ /ft816float/trunk/rtl/verilog/lib<br />+ /ft816float/trunk/rtl/verilog/lib/cntlz.v<br />+ /ft816float/trunk/rtl/verilog/lib/delay.v<br />
robfinch
Fri, 25 Mar 2016 01:02:59 +0100
https://opencores.org/websvn//websvn/revision?repname=ft816float&path=%2Fft816float%2Ftrunk%2F&rev=5
-
FT816Float - initial zrchive
https://opencores.org/websvn//websvn/revision?repname=ft816float&path=%2Fft816float%2Ftrunk%2F&rev=4
<div><strong>Rev 4 - robfinch</strong> (2 file(s) modified)</div><div>FT816Float - initial zrchive</div>+ /ft816float/trunk/software<br />+ /ft816float/trunk/software/FAC1ToString.asm<br />
robfinch
Tue, 09 Dec 2014 15:49:20 +0100
https://opencores.org/websvn//websvn/revision?repname=ft816float&path=%2Fft816float%2Ftrunk%2F&rev=4
-
FT816Float - initial zrchive
https://opencores.org/websvn//websvn/revision?repname=ft816float&path=%2Fft816float%2Ftrunk%2F&rev=3
<div><strong>Rev 3 - robfinch</strong> (4 file(s) modified)</div><div>FT816Float - initial zrchive</div>+ /ft816float/trunk/rtl<br />+ /ft816float/trunk/rtl/verilog<br />+ /ft816float/trunk/rtl/verilog/FT816Float.v<br />+ /ft816float/trunk/rtl/verilog/FT816Float_tb.v<br />
robfinch
Tue, 09 Dec 2014 15:48:36 +0100
https://opencores.org/websvn//websvn/revision?repname=ft816float&path=%2Fft816float%2Ftrunk%2F&rev=3
-
FT816Float - initial zrchive
https://opencores.org/websvn//websvn/revision?repname=ft816float&path=%2Fft816float%2Ftrunk%2F&rev=2
<div><strong>Rev 2 - robfinch</strong> (3 file(s) modified)</div><div>FT816Float - initial zrchive</div>+ /ft816float/trunk/doc<br />+ /ft816float/trunk/doc/FT816 Floating Point Accelerator.docx<br />+ /ft816float/trunk/doc/FT816 Floating Point Accelerator.pdf<br />
robfinch
Tue, 09 Dec 2014 15:47:51 +0100
https://opencores.org/websvn//websvn/revision?repname=ft816float&path=%2Fft816float%2Ftrunk%2F&rev=2
-
The project and the structure was created
https://opencores.org/websvn//websvn/revision?repname=ft816float&path=%2Fft816float%2Ftrunk%2F&rev=1
<div><strong>Rev 1 - root</strong> (4 file(s) modified)</div><div>The project and the structure was created</div>+ /ft816float<br />+ /ft816float/branches<br />+ /ft816float/tags<br />+ /ft816float/trunk<br />
root
Tue, 09 Dec 2014 08:30:03 +0100
https://opencores.org/websvn//websvn/revision?repname=ft816float&path=%2Fft816float%2Ftrunk%2F&rev=1
© copyright 1999-2026
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.