OpenCores
URL https://opencores.org/ocsvn/light8080/light8080/trunk

Error creating feed file, please check write permissions.
light8080 WebSVN RSS feed - light8080 https://opencores.org/websvn//websvn/listing?repname=light8080&path=%2Flight8080%2Ftrunk%2Fvhdl%2F& Fri, 12 Jul 2024 13:59:52 +0100 FeedCreator 1.7.2 CPM demo pin assignment file (Altera Quartus II) https://opencores.org/websvn//websvn/revision?repname=light8080&path=%2Flight8080%2Ftrunk%2Fvhdl%2F&rev=35 <div><strong>Rev 35 - ja_rd</strong> (1 file(s) modified)</div><div>CPM demo pin assignment file (Altera Quartus II)</div>+ /light8080/trunk/vhdl/demo/c2sb_cpm.csv<br /> ja_rd Sun, 19 Jul 2009 03:54:50 +0100 https://opencores.org/websvn//websvn/revision?repname=light8080&path=%2Flight8080%2Ftrunk%2Fvhdl%2F&rev=35 rs232 sanitized and parametrized https://opencores.org/websvn//websvn/revision?repname=light8080&path=%2Flight8080%2Ftrunk%2Fvhdl%2F&rev=34 <div><strong>Rev 34 - ja_rd</strong> (2 file(s) modified)</div><div>rs232 sanitized and parametrized</div>~ /light8080/trunk/vhdl/demo/rs232_rx.vhdl<br />~ /light8080/trunk/vhdl/demo/rs232_tx.vhdl<br /> ja_rd Sun, 19 Jul 2009 03:53:44 +0100 https://opencores.org/websvn//websvn/revision?repname=light8080&path=%2Flight8080%2Ftrunk%2Fvhdl%2F&rev=34 New directory structure. https://opencores.org/websvn//websvn/revision?repname=light8080&path=%2Flight8080%2Ftrunk%2Fvhdl%2F&rev=31 <div><strong>Rev 31 - root</strong> (8 file(s) modified)</div><div>New directory structure.</div>- /branches<br />+ /light8080<br />+ /light8080/branches<br />+ /light8080/tags<br />+ /light8080/trunk<br />+ /light8080/web_uploads<br />- /tags<br />- /trunk<br /> root Tue, 10 Mar 2009 00:34:55 +0100 https://opencores.org/websvn//websvn/revision?repname=light8080&path=%2Flight8080%2Ftrunk%2Fvhdl%2F&rev=31 Totally changed -- vhdl code generated from a template Interrupts tested ... https://opencores.org/websvn//websvn/revision?repname=light8080&path=%2Ftrunk%2Fvhdl%2F&rev=22 <div><strong>Rev 22 - ja_rd</strong> (1 file(s) modified)</div><div>Totally changed -- vhdl code generated from a template<br /> Interrupts tested ...</div>~ /trunk/vhdl/test/light8080_tb1.vhdl<br /> ja_rd Tue, 17 Feb 2009 18:39:24 +0100 https://opencores.org/websvn//websvn/revision?repname=light8080&path=%2Ftrunk%2Fvhdl%2F&rev=22 Totally changed -- vhdl code generated from a template https://opencores.org/websvn//websvn/revision?repname=light8080&path=%2Ftrunk%2Fvhdl%2F&rev=21 <div><strong>Rev 21 - ja_rd</strong> (1 file(s) modified)</div><div>Totally changed -- vhdl code generated from a template</div>~ /trunk/vhdl/test/light8080_tb0.vhdl<br /> ja_rd Tue, 17 Feb 2009 18:38:28 +0100 https://opencores.org/websvn//websvn/revision?repname=light8080&path=%2Ftrunk%2Fvhdl%2F&rev=21 VHDL template for test benches https://opencores.org/websvn//websvn/revision?repname=light8080&path=%2Ftrunk%2Fvhdl%2F&rev=20 <div><strong>Rev 20 - ja_rd</strong> (1 file(s) modified)</div><div>VHDL template for test benches</div>+ /trunk/vhdl/test/tb_template.vhdl<br /> ja_rd Tue, 17 Feb 2009 18:28:55 +0100 https://opencores.org/websvn//websvn/revision?repname=light8080&path=%2Ftrunk%2Fvhdl%2F&rev=20 Fixed a bug (intr pulses longer than 1 clock cycle ... https://opencores.org/websvn//websvn/revision?repname=light8080&path=%2Ftrunk%2Fvhdl%2F&rev=19 <div><strong>Rev 19 - ja_rd</strong> (1 file(s) modified)</div><div>Fixed a bug (intr pulses longer than 1 clock cycle ...</div>~ /trunk/vhdl/light8080.vhdl<br /> ja_rd Tue, 17 Feb 2009 18:27:45 +0100 https://opencores.org/websvn//websvn/revision?repname=light8080&path=%2Ftrunk%2Fvhdl%2F&rev=19 Minor changes in embedded code changed (success code now stands ... https://opencores.org/websvn//websvn/revision?repname=light8080&path=%2Ftrunk%2Fvhdl%2F&rev=13 <div><strong>Rev 13 - ja_rd</strong> (1 file(s) modified)</div><div>Minor changes in embedded code changed (success code now stands ...</div>~ /trunk/vhdl/test/light8080_tb1.vhdl<br /> ja_rd Sun, 23 Nov 2008 15:25:51 +0100 https://opencores.org/websvn//websvn/revision?repname=light8080&path=%2Ftrunk%2Fvhdl%2F&rev=13 Minor changes in embedded code changed (success code now stands ... https://opencores.org/websvn//websvn/revision?repname=light8080&path=%2Ftrunk%2Fvhdl%2F&rev=12 <div><strong>Rev 12 - ja_rd</strong> (1 file(s) modified)</div><div>Minor changes in embedded code changed (success code now stands ...</div>~ /trunk/vhdl/test/light8080_tb0.vhdl<br /> ja_rd Sun, 23 Nov 2008 15:25:13 +0100 https://opencores.org/websvn//websvn/revision?repname=light8080&path=%2Ftrunk%2Fvhdl%2F&rev=12 typos fixed https://opencores.org/websvn//websvn/revision?repname=light8080&path=%2Ftrunk%2Fvhdl%2F&rev=11 <div><strong>Rev 11 - ja_rd</strong> (3 file(s) modified)</div><div>typos fixed</div>~ /trunk/vhdl/demo/c2sb_light8080_demo.vhd<br />~ /trunk/vhdl/demo/rs232_rx.vhdl<br />~ /trunk/vhdl/demo/rs232_tx.vhdl<br /> ja_rd Sun, 23 Nov 2008 15:22:47 +0100 https://opencores.org/websvn//websvn/revision?repname=light8080&path=%2Ftrunk%2Fvhdl%2F&rev=11 minor edits, comments clarified https://opencores.org/websvn//websvn/revision?repname=light8080&path=%2Ftrunk%2Fvhdl%2F&rev=10 <div><strong>Rev 10 - ja_rd</strong> (1 file(s) modified)</div><div>minor edits, comments clarified</div>~ /trunk/vhdl/light8080.vhdl<br /> ja_rd Mon, 27 Oct 2008 01:21:57 +0100 https://opencores.org/websvn//websvn/revision?repname=light8080&path=%2Ftrunk%2Fvhdl%2F&rev=10 microcode bug in INR M, #setacy flag missing https://opencores.org/websvn//websvn/revision?repname=light8080&path=%2Ftrunk%2Fvhdl%2F&rev=6 <div><strong>Rev 6 - ja_rd</strong> (1 file(s) modified)</div><div>microcode bug in INR M, #setacy flag missing</div>~ /trunk/vhdl/light8080.vhdl<br /> ja_rd Mon, 18 Aug 2008 15:23:15 +0100 https://opencores.org/websvn//websvn/revision?repname=light8080&path=%2Ftrunk%2Fvhdl%2F&rev=6 light8080.vhdl comments in header corrected (they were obsolete) https://opencores.org/websvn//websvn/revision?repname=light8080&path=%2Ftrunk%2Fvhdl%2F&rev=4 <div><strong>Rev 4 - ja_rd</strong> (1 file(s) modified)</div><div>light8080.vhdl<br /> <br /> comments in header corrected (they were obsolete)</div>~ /trunk/vhdl/light8080.vhdl<br /> ja_rd Tue, 13 Nov 2007 13:02:22 +0100 https://opencores.org/websvn//websvn/revision?repname=light8080&path=%2Ftrunk%2Fvhdl%2F&rev=4 added author line and license file https://opencores.org/websvn//websvn/revision?repname=light8080&path=%2Ftrunk%2Fvhdl%2F&rev=3 <div><strong>Rev 3 - ja_rd</strong> (3 file(s) modified)</div><div>added author line and license file</div>+ /trunk/COPYING.TXT<br />~ /trunk/readme.txt<br />~ /trunk/vhdl/light8080.vhdl<br /> ja_rd Tue, 06 Nov 2007 21:49:33 +0100 https://opencores.org/websvn//websvn/revision?repname=light8080&path=%2Ftrunk%2Fvhdl%2F&rev=3 initial commit https://opencores.org/websvn//websvn/revision?repname=light8080&path=%2Ftrunk%2Fvhdl%2F&rev=2 <div><strong>Rev 2 - ja_rd</strong> (31 file(s) modified)</div><div>initial commit</div>+ /trunk/asm<br />+ /trunk/asm/tb0.asm<br />+ /trunk/asm/TB0.HEX<br />+ /trunk/asm/TB0.PRN<br />+ /trunk/asm/tb1.asm<br />+ /trunk/asm/TB1.HEX<br />+ /trunk/asm/TB1.PRN<br />+ /trunk/doc<br />+ /trunk/doc/designNotes.odt<br />+ /trunk/doc/designNotes.pdf<br />+ /trunk/doc/IMSAI SCS-1 Manual.pdf<br />+ /trunk/readme.txt<br />+ /trunk/synthesis<br />+ /trunk/synthesis/tb0_modelsim_wave.do<br />+ /trunk/synthesis/tb1_modelsim_wave.do<br />+ /trunk/ucode<br />+ /trunk/ucode/light8080.m80<br />+ /trunk/util<br />+ /trunk/util/hexconv.pl<br />+ /trunk/util/microrom.bat<br />+ /trunk/util/uasm.pl<br />+ /trunk/vhdl<br />+ /trunk/vhdl/demo<br />+ /trunk/vhdl/demo/c2sb_demo.csv<br />+ /trunk/vhdl/demo/c2sb_light8080_demo.vhd<br />+ /trunk/vhdl/demo/rs232_rx.vhdl<br />+ /trunk/vhdl/demo/rs232_tx.vhdl<br />+ /trunk/vhdl/light8080.vhdl<br />+ /trunk/vhdl/test<br />+ /trunk/vhdl/test/light8080_tb0.vhdl<br />+ /trunk/vhdl/test/light8080_tb1.vhdl<br /> ja_rd Mon, 05 Nov 2007 11:08:37 +0100 https://opencores.org/websvn//websvn/revision?repname=light8080&path=%2Ftrunk%2Fvhdl%2F&rev=2
© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.